FAIRCHILD
SEMICONDUCTOR®

February 1994
Revised August 2002

74LCX16646
Low Voltage 16-Bit Transceiver/Register with 5V Tolerant Inputs and Outputs

General Description

The LCX16646 contains sixteen non-inverting bidirectional registered bus transceivers with 3-STATE outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition (see Functional Description).

The LCX16646 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 5.2 ns t_{PD} max (V_{CC} = 3.3V), 20 µA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- ±24 mA Output Drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 Human Body Model > 2000V
  Machine Model > 200V

Note 1: To ensure the high-impedance state during power up or down, $\overline{OE}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16646MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16646MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol

Pin Descriptions

Pin Names	Description
A_n	Side A Inputs or 3-STATE Outputs
B_n	Side B Inputs or 3-STATE Outputs
$\overline{OE}_n$	Output Enable Inputs
$CPAB_n$, $CPBA_n$	Clock Pulse Inputs
SAB_n, SBA_n	Select Inputs
DIR_n	Direction Control Inputs

DS012004

Connection Diagram

DIR$_1$	1	56	$\overline{OE}_1$
CPAB$_1$	2	55	CPBA$_1$
SAB$_1$	3	54	SBA$_1$
GND	4	53	GND
A$_0$	5	52	B$_0$
A$_1$	6	51	B$_1$
V$_{CC}$	7	50	V$_{CC}$
A$_2$	8	49	B$_2$
A$_3$	9	48	B$_3$
A$_4$	10	47	B$_4$
GND	11	46	GND
A$_5$	12	45	B$_5$
A$_6$	13	44	B$_6$
A$_7$	14	43	B$_7$
A$_8$	15	42	B$_8$
A$_9$	16	41	B$_9$
A$_{10}$	17	40	B$_{10}$
GND	18	39	GND
A$_{11}$	19	38	B$_{11}$
A$_{12}$	20	37	B$_{12}$
A$_{13}$	21	36	B$_{13}$
V$_{CC}$	22	35	V$_{CC}$
A$_{14}$	23	34	B$_{14}$
A$_{15}$	24	33	B$_{15}$
GND	25	32	GND
SAB$_2$	26	31	SBA$_2$
CPAB$_2$	27	30	CPBA$_2$
DIR$_2$	28	29	$\overline{OE}_2$

Truth Table

(Note 2)

\multicolumn Inputs						Data I/O		Output Operation Mode
$\overline{OE}_1$	DIR$_1$	CPAB$_1$	CPBA$_1$	SAB$_1$	SBA$_1$	A$_{0-7}$	B$_{0-7}$	
H	X	H or L	H or L	X	X			Isolation
H	X	⌐	X	X	X	Input	Input	Clock A$_n$ Data into A Register
H	X	X	⌐	X	X			Clock B$_n$ Data Into B Register
L	H	X	X	L	X			A$_n$ to B$_n$ — Real Time (Transparent Mode)
L	H	⌐	X	L	X	Input	Output	Clock A$_n$ Data to A Register
L	H	H or L	X	H	X			A Register to B$_n$ (Stored Mode)
L	H	⌐	X	H	X			Clock A$_n$ Data into A Register and Output to B$_n$
L	L	X	X	X	L			B$_n$ to A$_n$ — Real Time (Transparent Mode)
L	L	X	⌐	X	L	Output	Input	Clock B$_n$ Data into B Register
L	L	X	H or L	X	H			B Register to A$_n$ (Stored Mode)
L	L	X	⌐	X	H			Clock B$_n$ into B Register and Output to A$_n$

H = HIGH Voltage Level   X = Immaterial
L = LOW Voltage Level   ⌐ = LOW-to-HIGH Transition.

Note 2: The data output functions may be enabled or disabled by various signals at the $\overline{OE}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.

Logic Diagrams

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Functional Description

In the transceiver mode, data present at the HIGH imped-ance port may be stored in either the A or B register or both. The select (SAB_n, SBA_n) controls can multiplex stored and real-time. The examples shown below demonstrate the four fundamental bus-management functions that can be performed.

The direction control (DIR_n) determines which bus will receive data when $\overline{OE}_n$ is LOW. In the isolation mode ($\overline{OE}_n$ HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, A or B, may be driven at a time.

**Real-Time Transfer
Bus B to Bus A**

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	L	X	X	X	L

**Real-Time Transfer
Bus A to Bus B**

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	H	X	X	L	X

**Transfer Storage
Data to A or B**

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

Storage

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	H	↗	X	L	X
L	X	X	↗	X	L
H	X	↗	X	X	X
H	X	X	↗	X	X

Absolute Maximum Ratings (Note 3)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	−0.5 to +7.0		V
V_I	DC Input Voltage	−0.5 to +7.0		V
V_O	DC Output Voltage	−0.5 to +7.0	Output in 3-STATE	V
		−0.5 to V_{CC} + 0.5	Output in HIGH or LOW State (Note 4)	
I_{IK}	DC Input Diode Current	−50	V_I < GND	mA
I_{OK}	DC Output Diode Current	−50	V_O < GND	mA
		+50	V_O > V_{CC}	
I_O	DC Output Source/Sink Current	±50		mA
I_{CC}	DC Supply Current per Supply Pin	±100		mA
I_{GND}	DC Ground Current per Ground Pin	±100		mA
T_{STG}	Storage Temperature	−65 to +150		°C

Recommended Operating Conditions (Note 5)

Symbol	Parameter		Min	Max	Units
V_{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	
V_I	Input Voltage		0	5.5	V
V_O	Output Voltage	HIGH or LOW State	0	V_{CC}	V
		3-STATE	0	5.5	
I_{OH}/I_{OL}	Output Current	V_{CC} = 3.0V – 3.6V		±24	
		V_{CC} = 2.7V – 3.0V		±12	mA
		V_{CC} = 2.3V – 2.7V		±8	
T_A	Free-Air Operating Temperature		−40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V_{IN} = 0.8V–2.0V, V_{CC} = 3.0V		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I_O Absolute Maximum Rating must be observed.

Note 5: Unused inputs and I/Os must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	T_A = −40°C to +85°C		Units
				Min	Max	
V_{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		
V_{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	
V_{OH}	HIGH Level Output Voltage	I_{OH} = −100 µA	2.3 – 3.6	V_{CC} − 0.2		V
		I_{OH} = −8 mA	2.3	1.8		
		I_{OH} = −12 mA	2.7	2.2		
		I_{OH} = −18 mA	3.0	2.4		
		I_{OH} = −24 mA	3.0	2.2		
V_{OL}	LOW Level Output Voltage	I_{OL} = 100 µA	2.3 – 3.6		0.2	V
		I_{OL} = 8 mA	2.3		0.6	
		I_{OL} = 12 mA	2.7		0.4	
		I_{OL} = 16 mA	3.0		0.4	
		I_{OL} = 24 mA	3.0		0.55	
I_I	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.3 – 3.6		±5.0	µA
I_{OZ}	3-STATE I/O Leakage	$0 \leq V_O \leq 5.5V$	2.3 – 3.6		±5.0	µA
		$V_I = V_{IH}$ or V_{IL}				
I_{OFF}	Power-Off Leakage Current	V_I or V_O = 5.5V	0		10	µA

www.fairchildsemi.com

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V_CC (V)	T_A = −40°C to +85°C		Units
				Min	Max	
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μA
		$3.6V \leq V_I, V_O \leq 5.5V$ (Note 6)	2.3 – 3.6		±20	
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC}$ −0.6V	2.3 – 3.6		500	μA

Note 6: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

Symbol	Parameter	$T_A = $ −40°C to +85°C, $R_L = 500\Omega$						Units
		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		$V_{CC} = 2.5V \pm 0.2V$		
		$C_L = 50$ pF		$C_L = 50$ pF		$C_L = 30$ pF		
		Min	Max	Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency	170						ns
t_{PHL}	Propagation Delay	1.5	5.2	1.5	6.0	1.5	6.2	ns
t_{PLH}	Bus to Bus	1.5	5.2	1.5	6.0	1.5	6.2	
t_{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns
t_{PLH}	Clock to Bus	1.5	6.0	1.5	7.0	1.5	7.2	
t_{PHL}	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	ns
t_{PLH}	Select to Bus	1.5	6.0	1.5	7.0	1.5	7.2	
t_{PZL}	Output Enable Time	1.5	7.5	1.5	8.5	1.5	9.8	ns
t_{PZH}		1.5	7.5	1.5	8.5	1.5	9.8	
t_{PLZ}	Output Disable Time	1.5	6.5	1.5	7.5	1.5	7.8	ns
t_{PHZ}		1.5	6.5	1.5	7.5	1.5	7.8	
t_S	Setup Time	2.5		2.5		3.0		ns
t_H	Hold Time	1.5		1.5		2.0		ns
t_W	Pulse Width	3.0		3.0		3.5		ns
t_{OSHL}	Output to Output Skew (Note 7)		1.0					ns
t_{OSLH}			1.0					

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_CC (V)	T_A = 25°C Typical	Units
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V
		$C_L = 30$ pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	0.6	
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	−0.8	V
		$C_L = 30$ pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	−0.6	

Capacitance

| Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} =$ Open, $V_I = 0V$ or V_{CC}	7	pF
$C_{I/O}$	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}, F = 10 MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family

FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3$V V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2$V
t_{PZH}, t_{PHZ}	GND

Waveform for Inverting and Non-Inverting Functions

3-STATE Output High Enable and
Disable Times for Logic

Propagation Delay. Pulse Width and t_{rec} Waveforms

Setup Time, Hold Time and Recovery Time for Logic

3-STATE Output Low Enable and
Disable Times for Logic

t_{rise} and t_{fall}

FIGURE 2. Waveforms
(Input Characteristics; f =1MHz, t_R = t_F = 3ns)

Symbol	V_{CC}		
	3.3V $\pm$ 0.3V	2.7V	2.5V $\pm$ 0.2V
V_{mi}	1.5V	1.5V	$V_{CC}/2$
V_{mo}	1.5V	1.5V	$V_{CC}/2$
V_x	V_{OL} + 0.3V	V_{OL} + 0.3V	V_{OL} + 0.15V
V_y	V_{OH} − 0.3V	V_{OH} − 0.3V	V_{OH} − 0.15V

Schematic Diagram Generic for LCX Family

input stage

Data

ESD
D2 N+/P-
P1
N1

P2
N2

Enable

input stage

ESD
D4 N+/P-
P3
N3

P4
N4

GTO^TM

V_CC
P5
X1
V_DD
Output
D6 N+/P-
N5

Physical Dimensions inches (millimeters) unless otherwise noted

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS56A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

AMEYA360
Components Supply Platform

Authorized Distribution Brand :

Website :

Welcome to visit   www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd

Minhang District, Shanghai , China

➤ Sales :

Direct   +86 (21) 6401-6692

Email   amall@ameya360.com

QQ   800077892

Skype   ameyasales1 ameyasales2

➤ Customer Service :

Email   service@ameya360.com

➤ Partnership :

Tel   +86 (21) 64016692-8333

Email   mkt@ameya360.com