

Wireless Control Components



Edition 2007-09-19
Published by Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany
© Infineon Technologies AG 2007-09-19. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or the Infineon Technologies Companies and our Infineon Technologies Representatives worldwide (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# **TDK5101F**

315 MHz ASK/FSK Transmitter in 10-pin Package

Wireless Control Components



#### **TDK5101F**

Revision History: Previous Version:		2007-09-19	V 1.3
		V1.2 as of August 2006	
Page Subjects (th		there are only minor changes since last version)	
33, 36	Added Min/Maxvalues of output power and supply current		
32, 34, 36 Added values of frequency range and for possible enhance of range		of frequency	

## We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: sensors@infineon.com



Table of	Contents	Page
1 1.1 1.2 1.3	Product Description Overview Features Application	6 6
2 2.1 2.2 2.3 2.4 2.4.1 2.4.2 2.4.3 2.4.4 2.4.4.1 2.4.4.2 2.4.4.3 2.4.4.4 2.4.5	Functional Description Pin Configuration Pin Definition and Functions Functional Block Diagram Functional Block Description PLL Synthesizer Crystal Oscillator Power Amplifier Power Modes Power Down Mode PLL Enable Mode Transmit Mode Power mode control Recommended Timing Diagrams for ASK- and FSK-Modulation	7 7 12 13 13 13 14 14 14 15 15 15 15
3 3.1 3.2 3.3 3.4 3.5 3.6	Applications 50 Ohm-Output Testboard Schematic 50 Ohm-Output Testboard Layout Bill of Material (50 Ohm-Output Testboard) Stripline-Antenna Testboard Schematic Stripline-Antenna Testboard Layout Bill of Material (Stripline-Antenna Testboard) high power mode, FSK modulation 24	. 19 . 20 . 21
3.7 3.8 3.9 3.10	Bill of Material (Stripline-Antenna Testboard) low power mode (for Japanese market), FSK modulation 25 Application Hints on the Crystal Oscillator Design Hints on the Clock Output (CLKOUT) Application Hints on the Power-Amplifier	. 28
4 4.1 4.1.1 4.2 4.3 4.3.1 4.3.2	Reference Electrical Data Absolute Maximum Ratings Operating Ratings AC/DC Characteristics AC/DC Characteristic at 3V, 25°C AC/DC Characteristics at 2.1V4.0 V, -40°C+125°C	31 32 32 32 32 34
5	Package Outlines	37



#### **Product Description**

# 1 Product Description

#### 1.1 Overview

The TDK 5101 F is a single chip ASK/FSK transmitter for operation in the frequency band 311-317 MHz. The IC offers a high level of integration and needs only a few external components. The device contains a fully integrated PLL synthesizer and a high efficiency power amplifier to drive a loop antenna. A special circuit design and an unique power amplifier design are used to save current consumption and therefore to save battery life. Additional features are a power down mode and a divided clock output.

#### 1.2 Features

- · fully integrated frequency synthesizer
- VCO without external components
- ASK and FSK modulation
- frequency range 311-317 MHz
- high efficiency power amplifier (typically 5 dBm)
- low supply current
- voltage supply range 2.1 ... 4 V
- temperature range –40 ... +125°C
- power down mode
- crystal oscillator 9.84 MHz
- FSK-switch
- divided clock output for µC
- low external component count

# 1.3 Application

- Tire pressure monitoring systems
- Keyless entry systems
- Remote control systems
- · Alarm systems
- Communication systems



# 2 Functional Description

# 2.1 Pin Configuration




Figure 1 IC Pin Configuration

#### 2.2 Pin Definition and Functions

Table 1 Pin Definition and Function - Overview

Pin No.	Symbol	Function	
NO.			
1	CLKOUT	Clock Driver Output (615.2 kHz)	
2	VS	Voltage Supply	
3	GND	Ground	
4	FSKOUT	Frequency Shift Keying Switch Output	
5	COSC	Crystal Oscillator Input (9.84 MHz)	
6	ASKDTA	Amplitude Shift Keying Data Input	
7	FSKDTA	Frequency Shift Keying Data Input	
8	PAGND	Power Amplifier Ground	
9	PAOUT	Power Amplifier Output (315 MHz)	
10	PDWN	Power Down Mode Control	



Table 2 Pin Definition and Function<sup>1)</sup>

Pin No.	Symbol	Interface Schematic	Function
1	CLKOUT	ν <sub>s</sub> ο 1 1 300 Ω	Clock output to supply an external device. An external pull-up resistor has to be added in accordance to the driving requirements of the external device. The clock frequency is 615.2 kHz.
2	VS		This pin is the positive supply of the transmitter electronics.  An RF bypass capacitor should be connected directly to this pin and returned to GND (pin 3) as short as possible.
3	GND		General ground connection.
4	FSKOUT		This pin is connected to a switch to GND (pin 3).
		ys ys	The switch is closed when the signal at FSKDTA (pin 7) is in a logic low state.
		120 κΩ 200 κΩ	The switch is open when the signal at FSKDTA (pin 7) is in a logic high state.
			FSKOUT can switch an additional capacitor to the reference crystal network to pull the crystal frequency by an amount resulting in the desired FSK frequency shift of the transmitter output frequency.



Pin No.	Symbol	Interface Schematic	Function
5	COSC	V <sub>S</sub> V <sub>S</sub> V <sub>S</sub> 100 μA 5	This pin is connected to the reference oscillator circuit. The reference oscillator is working as a negative impedance converter. It presents a negative resistance in series to an inductance at the COSC pin.
6	ASKDTA	V <sub>s</sub> +1.2 V	Digital amplitude modulation can be imparted to the Power Amplifier through this pin.
		60 kΩ 90 kΩ •+1.1 V	A logic high (ASKDTA > 1.5 V or open) enables the Power Amplifier.
		50 pF 30 μA	A logic low (ASKDTA < 0.5 V) disables the Power Amplifier



Pin No.	Symbol	Interface Schematic	Function
7	FSKDTA	7 90 kΩ 30 μΑ	Digital frequency modulation can be imparted to the Xtal Oscillator by this pin. The VCO-frequency varies in accordance to the frequency of the reference oscillator.  A logic high (FSKDTA > 1.5V or open) sets the FSK switch to a high impedance state.  A logic low (FSKDTA < 0.5 V) closes the FSK switch from FSKOUT (pin 4) to GND (pin 3).  A capacitor can be switched to the reference crystal network this way. The Xtal Oscillator frequency will be shifted giving the designed FSK frequency deviation.



Pin No.	Symbol	Interface Schematic	Function
8	PAGND	9	Ground connection of the power amplifier. The RF ground return path of the power amplifier output PAOUT (pin 9) has to be concentrated to this pin.
9	PAOUT	***************************************	RF output pin of the transmitter. A DC path to the positive supply VS has to be supplied by the antenna matching network.
10	PDWN	, V <sub>s</sub>	Disable pin for the complete transmitter circuit.
		40 μA * (ASKDTA+FSKDTA) 5 kΩ	A logic low (PDWN < 0.7 V) turns off all transmitter functions.
		10 "ON"	A logic high (PDWN > 1.5 V) gives access to all transmitter functions.
		250 kΩ	PDWN input will be pulled up by 40 µA internally by either setting FSKDTA or ASKDTA to a logic high-state.

<sup>1)</sup> Indicated voltages and currents apply for PLL Enable Mode and Transmit Mode. In Power Down Mode, the values are zero or high-ohmic.



# 2.3 Functional Block Diagram




Figure 2 Functional Block diagram



#### 2.4 Functional Block Description

#### 2.4.1 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a Voltage Controlled Oscillator (VCO), an asynchronous divider chain, a phase detector, a charge pump and a loop filter. It is fully implemented on chip. The tuning circuit of the VCO consisting of spiral inductors and varactor diodes is on chip, too. Therefore no additional external components are necessary. The nominal center frequency of the VCO is 630 MHz. The oscillator signal is fed both, to the synthesizer divider chain and to the power amplifier. The overall division ratio of the asynchronous divider chain is 64. The phase detector is a Type IV PD with charge pump. The passive loop filter is realized on chip.

#### 2.4.2 Crystal Oscillator

The crystal oscillator operates at 9.84 MHz.

The crystal frequency is divided by 16. The resulting 615.2 kHz are available at the clock output CLKOUT (pin1) to drive the clock input of a micro controller.

To achieve FSK transmission, the oscillator frequency can be detuned by a fixed amount by switching an external capacitor via FSKOUT (pin 4).

The condition of the switch is controlled by the signal at FSKDTA (pin 7).

Table 3 FSKDTA - FSK Switch

FSKDTA (pin7)	FSK Switch
Low <sup>1)</sup>	CLOSED
Open <sup>2)</sup> , High <sup>3)</sup>	OPEN

1) Low: Voltage at pin < 0.5V

2) Open: Pin open

3) High: Voltage at pin > 1.5V

# 2.4.3 Power Amplifier

The VCO frequency is divided by 2 and fed to the Power Amplifier.

The Power Amplifier can be switched on and off by the signal at ASKDTA (pin 6).



#### Table 4 ASKDTA - Power Amplifier

ASKDTA (pin6)	Power Amplifier
Low <sup>1)</sup>	OFF
Open <sup>2)</sup> , High <sup>3)</sup>	ON

1) Low: Voltage at pin < 0.5V

2) Open: Pin open

3) High: Voltage at pin > 1.5V

The Power Amplifier has an Open Collector output at PAOUT (pin 9) and requires an external pull-up coil to provide bias. The coil is part of the tuning and matching LC circuitry to get best performance with the external loop antenna. To achieve the best power amplifier efficiency, the high frequency voltage swing at PAOUT (pin 9) should be twice the supply voltage.

The power amplifier has its own ground pin PAGND (pin 8) in order to reduce the amount of coupling to the other circuits.

#### 2.4.4 Power Modes

The IC provides three power modes, the POWER DOWN MODE, the PLL ENABLE MODE and the TRANSMIT MODE.

#### 2.4.4.1 Power Down Mode

In the POWER DOWN MODE the complete chip is switched off.

The current consumption is typically 0.3 nA at 3 V 25°C.

This current doubles every 8°C. The values for higher temperatures are typically 14 nA at 85°C and typically 600 nA at 125°C.

#### 2.4.4.2 PLL Enable Mode

In the PLL ENABLE MODE the PLL is switched on but the power amplifier is turned off to avoid undesired power radiation during the time the PLL needs to settle. The turn on time of the PLL is determined mainly by the turn on time of the crystal oscillator and is less than 1 msec when the specified crystal is used.

The current consumption is typically 3.5 mA.



#### 2.4.4.3 Transmit Mode

In the TRANSMIT MODE the PLL is switched on and the power amplifier is turned on too.

The current consumption of the IC is typically 7 mA when using a proper transforming network at PAOUT, see **Figure 8**.

#### 2.4.4.4 Power mode control

The bias circuitry is powered up via a voltage V > 1.5 V at the pin PDWN (pin10). When the bias circuitry is powered up, the pins ASKDTA and FSKDTA are pulled up internally.

Forcing the voltage at the pins low overrides the internally set state.

Alternatively, if the voltage at ASKDTA or FSKDTA is forced high externally, the PDWN pin is pulled up internally via a current source. In this case, it is not necessary to connect the PDWN pin, it is recommended to leave it open.

The principle schematic of the power mode control circuitry is shown in Figure 3




Figure 3 Power mode control circuitry



Table 5 provides a listing of how to get into the different power modes

Table 5 Power Modes

PDWN	FSKDTA	ASKDTA	MODE
Low <sup>1)</sup>	Low, Open	Low, Open	POWER DOWN
Open <sup>2)</sup>	Low	Low	
High <sup>3)</sup>	Low, Open, High	Low	PLL ENABLE
Open	High	Low	
High	Low, Open, High	Open, High	TRANSMIT
Open	High	Open, High	
Open	Low, Open, High	High	

1) Low: Voltage at pin < 0.7V (PDWN)

Voltage at pin < 0.5V (FSKDTA, ASKDTA)

2) Open: Pin open

3) High: Voltage at pin > 1.5V

Other combinations of the control pins PDWN, FSKDTA and ASKDTA are not recommended.



# 2.4.5 Recommended Timing Diagrams for ASK- and FSK-Modulation

ASK Modulation using FSKDTA and ASKDTA, PDWN not connected




Figure 4 ASK Modulation

FSK Modulation using FSKDTA and ASKDTA, PDWN not connected.




Figure 5 FSK Modulation



Alternative ASK Modulation, FSKDTA not connected.




Figure 6 Alternative ASK Modulation

Alternative FSK Modulation




Figure 7 Alternative FSK Modulation

# 3 Applications

# 3.1 50 Ohm-Output Testboard Schematic




Figure 8 50 Ohm-output testboard schematic

# 3.2 50 Ohm-Output Testboard Layout




Figure 9 Top Side of TDK5101 F-Testboard with 50 Ohm-Output




Figure 10 Bottom Side of TDK5101 F-Testboard with 50 Ohm-Output



# 3.3 Bill of Material (50 Ohm-Output Testboard)

Reference	Value	Specification
R1	open	
R2	open	
R3	4k7	0603, +/-5%
R4	12k	0603, +/-5%
R5	open	
R6	15k	0603, +/-5%
R7	open	
C1	15p	0603, C0G, +/-0,1p
C2	6p8	0603, C0G, +/-1%
C3	open	
C4	open	
C5	100p	0603, X7R, +/-10%
C6	15p	0603, C0G, +/-1%
C7	22p	0603, C0G, +/-1%
C8	330p	0603, C0G, +/-5%
C9	3p9	0603, C0G, +/-0,1p
C10	47n	0603, X7R, +/-10%
L1	82n	EPCOS SIMID 0603-C, +/-2%
L2	220n	EPCOS SIMID 0603-C, +/-2%
X1	n.e.	
X2	n.e.	
X3	Pin	1-polig, 2,54mm
X4	Pin	1-polig, 2,54mm
X5	SMA-Connector	
X6	SMA-Connector	
X7	n.e.	
JP1	solder bridge	in position "XTAL"
JP2	solder bridge	in position "FSK"
Q1	9843.75 kHz, CL=12pF	Tokyo Denpa TSS-3B 9843.75 kHz Spec.No. 1053-921
IC1	TDK5101F	

# 3.4 Stripline-Antenna Testboard Schematic




Figure 11 Stripline-antenna testboard schematic

## 3.5 Stripline-Antenna Testboard Layout




Figure 12 Top Side of TDK5101 F-Testboard with Stripline-Antenna




Figure 13 Bottom Side of TDK5101 F-Testboard with Stripline-Antenna

Please note that this board layout may be used for both high- and low-power applications, see also the bill of materials on the subsequent pages.

In case of ASK operation the solder bridge JP2 has to be shortened in the "ASK"-position, in case of FSK modulation in the "FSK" position.

Solder bridge JP1between C1, C2 and C3) gives a choice of operating the board with the on-board crystal as reference ("XTAL" shortened, i.e. close to C1 and C2) or with an external clock generator (solder bridge shorts pads between C3 and C2).



# 3.6 Bill of Material (Stripline-Antenna Testboard) high power mode, FSK modulation

Reference	Value	Specification
R1	open	
R2	0R	0603, SMD-Jumper
R3	0R	0603, SMD-Jumper
R4	82k	0603, +/-5%
R5	open	
R6	open	
R7	100n	0603, X7R, +/-10%
R8	18R	0603, +/-1%
R9	15k	0603, +/-5%
C1	15p	0603, C0G, +/-1%
C2	6p8	0603, C0G, +/-0,1p
C3	open	
C4	open	
C5	open	
C6	10n	0603, X7R, +/-10%
C7	12p	0603, C0G, +/-1%
C8	open	
C9	10p	0603, C0G, +/-1%
C10	47n	0603, X7R, +/-10%
L1	82n	0603, EPCOS SIMID, +/-2%, B82496C3820G
L2	0R	0603, SMD-Jumper
X1	n.e.	
X3	n.e.	
X4	n.e.	
S1	push-button	STTSKHMPW, ALPS
JP1	solder bridge	in position "XTAL"
JP2	solder bridge	in position "FSK"
Q1	9843.75 kHz, CL=12pF	Tokyo Denpa TSS-3B 9843.75 kHz Spec.No.1053-921
IC1	TDK5101F	P-TSSOP-10
IC2	HCS360	S08
BAT1	battery holder	HU2031-1, Renata
	battery	CR2032, Renata



# 3.7 Bill of Material (Stripline-Antenna Testboard) low power mode (for Japanese market), FSK modulation

Reference	Value	Specification
R1	open	
R2	0R	0603, SMD-Jumper
R3	0R	0603, SMD-Jumper
R4	82k	0603, +/-5%
R5	open	
R6	open	
R7	100n	0603, X7R, +/-10%
R8	4k7	0603, +/-1%
R9	15k	0603, +/-5%
C1	15p	0603, C0G, +/-1%
C2	6p8	0603, C0G, +/-0,1p
C3	open	
C4	open	
C5	open	
C6	10n	0603, X7R, +/-10%
C7	330p	0603, C0G, +/-10%
C8	18p	0603, C0G, +/-1%
C9	10p	0603, C0G, +/-1%
C10	47n	0603, X7R, +/-10%
L1	0R	0603, SMD-Jumper
L2	39n	0603, EPCOS SIMID, +/-2%, B82496C3390G
X1	n.e.	
X3	n.e.	
X4	n.e.	
S1	push-button	STTSKHMPW, ALPS
JP1	solder bridge	in position "XTAL"
JP2	solder bridge	in position "FSK"
Q1	9843.75 kHz, CL=12pF	Tokyo Denpa TSS-3B 9843.75 kHz Spec.No. 1053-921
IC1	TDK5101F	P-TSSOP-10
IC2	HCS360	SO8
BAT1	battery holder	HU2031-1, Renata
	battery	CR2032, Renata

### 3.8 Application Hints on the Crystal Oscillator

#### Application Hints on the crystal oscillator

The crystal oscillator achieves a turn on time less than 1 msec when the specified crystal is used. To achieve this, a NIC oscillator type is implemented in the TDK 5101 F. The input impedance of this oscillator is a negative resistance in series to an inductance. Therefore the load capacitance of the crystal CL (specified by the crystal supplier) is transformed to the capacitance Cv.




Figure 14 Application Hints

#### Formula 1:

$$Cv = \frac{1}{\frac{1}{CL} + \omega^2 L}$$

CL: crystal load capacitance for nominal frequency

ω: angular frequency

L: inductance of the crystal oscillator

#### **Example for the ASK-Mode:**

Referring to the application circuit, in ASK-Mode the capacitance C2 is replaced by a short to ground. Assume a crystal frequency of 9.84MHz and a crystal load capacitance of CL = 12 pF. The inductance L at 9.84 MHz is about 4.6  $\mu$ H. Therefore C1 is calculated to 10 pF.

$$Cv = \frac{1}{\frac{1}{CL} + \omega^2 L} = C1$$

#### **Example for the FSK-Mode:**

FSK modulation is achieved by switching the load capacitance of the crystal as shown below.




Figure 15 FSK Mode

The frequency deviation of the crystal oscillator is multiplied with the divider factor N of the Phase Locked Loop to the output of the power amplifier. In case of small frequency deviations (up to +/- 1000 ppm), the two desired load capacitances can be calculated with the formula below.

$$CL \pm = \frac{CL \mp C0 \frac{\Delta f}{N * f1} (1 + \frac{2(C0 + CL)}{C1})}{1 \pm \frac{\Delta f}{N * f1} (1 + \frac{2(C0 + CL)}{C1})}$$

C<sub>L</sub>: crystal load capacitance for nominal frequency

C<sub>0</sub>: shunt capacitance of the crystal

f: frequency

 $\omega$ :  $\omega = 2\pi f$ : angular frequency N: division ratio of the PLL df: peak frequency deviation

Because of the inductive part of the TDK 5101 F, these values must be corrected by Formula 1 on the preceding page. The value of Cv± can be calculated.



$$Cv \pm = \frac{1}{\frac{1}{CL} + \omega^2 L}$$

If the FSK switch is closed, Cv\_ is equal to Cv1 (C1 in the application diagram). If the FSK switch is open, Cv2 (C2 in the application diagram) can be calculated.

$$Cv2 = C2 = \frac{Csw * Cv1 - (Cv+) * (Cv1 + Csw)}{(Cv+) - Cv1}$$

Csw: parallel capacitance of the FSK switch (3 pF incl. layout parasitics)

Remark: These calculations are only approximations. The necessary values depend on the layout also and must be adapted for the specific application board.

#### 3.9 Design Hints on the Clock Output (CLKOUT)

The CLKOUT pin is an open collector output. An external pull up resistor (RL) should be connected between this pin and the positive supply voltage. The value of RL is depending on the clock frequency and the load capacitance CLD (PCB board plus input capacitance of the microcontroller). RL can be calculated to:

$$RL = \frac{1}{fCLKOUT*8*CLD}$$

Table 6 Clock Output

fCLKOUT=615.2 kHz						
CL[pF]	RL[kOhm]					
5	39					
10	18					
20	10					

Remark: To achieve a low current consumption and a low spurious radiation, the largest possible RL should be chosen.



Even harmonics of the signal at CLKOUT can interact with the crystal oscillator input COSC preventing the start-up of oscillation. Care must be taken in layout by sufficient separation of the signal lines to ensure sufficiently small coupling.

#### 3.10 Application Hints on the Power-Amplifier

The power amplifier operates in a high efficient class C mode. This mode is characterized by a pulsed operation of the power amplifier transistor at a current flow angle of  $\theta < \pi$ . A frequency selective network at the amplifier output passes the fundamental frequency component of the pulse spectrum of the collector current to the load. The load and its resonance transformation to the collector of the power amplifier can be generalized by the equivalent circuit of Figure 16. The tank circuit L//C//RL in parallel to the output impedance of the transistor should be in resonance at the operating frequency of the transmitter.




Figure 16 Equivalent power amplifier tank circuit

The optimum load at the collector of the power amplifier for "critical" operation under idealized conditions at resonance is:

$$R_{LC} = \frac{V_S^2}{2 * P_O}$$

The theoretical value of  $R_{LC}$  for an RF output power of  $P_o$ = 5 dBm (3.16 mW) is:

$$R_{LC} = \frac{3^2}{2*0.00316} = 1423\,\Omega$$

"Critical" operation is characterized by the RF peak voltage swing at the collector of the PA transistor to just reach the supply voltage  $V_s$ .

The high degree of efficiency under "critical" operating conditions can be explained by the low power losses at the transistor. During the conducting phase of the transistor, its collector voltage is very small. This way the power loss of the transistor, equal to  $i_C^*u_{CE}$ 

Data Sheet 29 V 1.3. 2007-09-19



is minimized. This is particularly true for small current flow angles of  $\theta <<\pi$ .

In practice the RF-saturation voltage of the PA transistor and other parasitics reduce the "critical"  $R_{\rm LC}$ .

The output power  $P_0$  is reduced by operating in an "overcritical" mode characterised by  $R_1 > R_{1.C}$ .

The power efficiency (and the bandwidth) increase when operating at a slightly higher  $R_{\rm l}$ , as shown in Figure 17.

The collector efficiency E is defined as

$$E = \frac{P_O}{V_S I_C}$$

The diagram of Figure 17 was measured directly at the PA-output at  $V_S$  = 3 V. Losses in the matching circuitry decrease the output power by about 1.5 dB. As can be seen from the diagram, 550  $\Omega$  is the optimum impedance for operation at 3 V. For an approximation of  $R_{OPT}$  and  $P_{OUT}$  at other supply voltages those two formulas can be used:

$$R_{OPT} \sim V_S$$

and

$$P_{OUT} \sim R_{OPT}$$




Figure 17 Output power  $P_o$  (mW) and collector efficiency E vs. load resistor  $R_L$ .

The DC collector current  $I_c$  of the power amplifier and the RF output power  $P_o$  vary with the load resistor  $R_L$ . This is typical for overcritical operation of class C amplifiers. The collector current will show a characteristic dip at the resonance frequency for this type of "overcritical" operation. The depth of this dip will increase with higher values of  $R_L$ .

#### 4 Reference

#### 4.1 Electrical Data

## 4.1.1 Absolute Maximum Ratings

Attention: The maximum ratings must not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Table 7 Absolute Maximum Ratings,  $T_{amb}$  = -40 °C ... +125 °C

Parameter	Symbol	Symbol Limit Values		Unit	Remarks	
		min.	max.			
Junction Temperature	T <sub>J</sub>	-40	+150	°C		
Storage Temperature	T <sub>s</sub>	-40	+125	°C		
Thermal Resistance	R <sub>thJA</sub>		220	K/W		
Supply voltage	Vs	-0.3	+4.0	V		
Voltage at any pin excluding pin 9	V <sub>pins</sub>	-0.3	V <sub>S</sub> + 0.3	V		
Voltage at pin 9	V <sub>pin9</sub>	-0.3	2 * V <sub>S</sub>	V	No ESD-Diode to $V_{\rm S}$	
ESD integrity, all pins	V <sub>ESD</sub>	-1	+1	kV	JEDEC Standard JESD22-A114-B	
ESD integrity, all pins excluding pin 9	V <sub>ESD</sub>	-2	+2	kV	JEDEC Standard JESD22-A114-B	

Ambient Temperature under bias:  $T_{\Delta} = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

Note: All voltages referred to ground (pins) unless stated otherwise.

Pins 3 and 8 are grounded.



# 4.2 Operating Ratings

Within the operational range the IC operates as described in the circuit description.

Table 8 Operating Ratings

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
Supply voltage	V <sub>S</sub>	2.1	4.0	V	
Ambient temperature	T <sub>A</sub>	-40	125	°C	

#### 4.3 AC/DC Characteristics

AC/DC characteristics involve the spread of values guaranteed within the specified supply voltage and ambient temperature. Typical characteristics are the median of the production.

### 4.3.1 AC/DC Characteristic at 3V, 25°C

Table 9 Supply Voltage V<sub>S</sub>=3V, Ambient temperature T<sub>amb</sub>=25°C

Parameter	Symbol		Limit Val	lues	Unit	Test
		min.	typ.	max.		Conditions
<b>Current consumption</b>						
Power Down mode	I <sub>S PDWN</sub>		0.3	100	nA	V (Pins 10, 6 and 7) < 0.2 V
PLL Enable mode	I <sub>S PLL_EN</sub>		3.5	4.2	mA	
Transmit mode 315 MHz	I <sub>S TRANSM</sub>		7.8	9.8	mA	
Output frequency						
Output frequency	f <sub>OUT</sub>	305	315	325	MHz	$f_{OUT} = 32 * f_{COSC}$
Clock Driver Output (F	Pin 1)					
Output current (High)	I <sub>CLKOUT</sub>			5	μΑ	V <sub>CLKOUT</sub> = V <sub>S</sub>
Saturation Voltage (Low) <sup>1)</sup>	$V_{SATL}$			0.56	V	I <sub>CLKOUT</sub> = 1 mA



Table 9 Supply Voltage V<sub>S</sub>=3V, Ambient temperature T<sub>amb</sub>=25°C (cont'd)

Parameter	Symbol		Limit Val	lues	Unit	Test
		min.	typ.	max.		Conditions
FSK Switch Output (P	in 4)					
On resistance	R <sub>FSKOUT</sub>			250	Ω	V <sub>FSKDTA</sub> = 0 V
On capacitance	C <sub>FSKOUT</sub>			6	pF	V <sub>FSKDTA</sub> = 0 V
Off resistance	R <sub>FSKOUT</sub>	10			kΩ	$V_{FSKDTA} = V_{S}$
Off capacitance	$C_{FSKOUT}$			1.5	pF	$V_{FSKDTA} = V_{S}$
Crystal Oscillator Inpu	ıt (Pin 5)					
Load capacitance	$C_{COSCmax}$			5	pF	
Serial Resistance of the crystal				100	Ω	f = 9.84 MHz
Input inductance of the COSC pin			4.6		μH	f = 9.84 MHz
<b>ASK Modulation Data</b>	Input (Pir	1 6)				
ASK Transmit disabled	$V_{ASKDTA}$	0		0.5	V	
ASK Transmit enabled	$V_{ASKDTA}$	1.5		Vs	V	
Input bias current ASKDTA	I <sub>ASKDTA</sub>			30	μΑ	$V_{ASKDTA} = V_{S}$
Input bias current ASKDTA	I <sub>ASKDTA</sub>	-20			μΑ	V <sub>ASKDTA</sub> = 0 V
ASK data rate	f <sub>ASKDTA</sub>			20	kHz	
FSK Modulation Data		7)				
FSK Switch on	$V_{FSKDTA}$	0		0.5	V	
FSK Switch off	$V_{FSKDTA}$	1.5		V <sub>S</sub>	V	
Input bias current FSKDTA	I <sub>FSKDTA</sub>			30	μΑ	$V_{FSKDTA} = V_{S}$
Input bias current FSKDTA	I <sub>FSKDTA</sub>	-20			μΑ	V <sub>FSKDTA</sub> = 0 V
FSK data rate	f <sub>FSKDTA</sub>			20	kHz	
Power Amplifier Outpo						
Output Power <sup>2)</sup> at 315 MHz transformed to 50 Ohm	P <sub>OUT315</sub>	4.3	5.3	6.3	dBm	



Table 9 Supply Voltage V<sub>S</sub>=3V, Ambient temperature T<sub>amb</sub>=25°C (cont'd)

Parameter	Symbol		Limit Val	lues	Unit	Test
		min.	typ.	max.		Conditions
Power Down Mode C	ontrol (Pin	10)				
Power Down mode	V <sub>PDWN</sub>	0		0.7	V	$V_{ASKDTA} < 0.2 V$ $V_{FSKDTA} < 0.2 V$
PLL Enable mode	V <sub>PDWN</sub>	1.5		Vs	V	V <sub>ASKDTA</sub> < 0.5 V
Transmit mode	V <sub>PDWN</sub>	1.5		Vs	V	V <sub>ASKDTA</sub> > 1.5 V
Input bias current PDWN	I <sub>PDWN</sub>			30	μΑ	$V_{PDWN} = V_{S}$

<sup>1)</sup> Derating linearly to a saturation voltage of max. 140 mV at I<sub>CLKOUT</sub> = 0 mA

# 4.3.2 AC/DC Characteristics at 2.1V ...4.0 V, -40°C ...+125°C

Table 10 Supply Voltage V<sub>S</sub>=2.1V ... 4.0V, T<sub>amb</sub>=-40°C ... +125°C

Parameter	Symbol		Limit Val	lues	Unit	Test
		min.	typ.	max.		Conditions
<b>Current consumption</b>			•			
Power Down mode	I <sub>S PDWN</sub>			4	μА	V (Pins 10, 6 and 7) < 0.2 V
PLL Enable mode	I <sub>S PLL_EN</sub>		3.5	4.6	mA	
Transmit mode	I <sub>S TRANSM</sub>		7	9.5	mA	@ 2.1 V
			7.8	10	mA	@ 3 V
			8.6	11	mA	@ 4 V
Output frequency						
Output frequency <sup>1)</sup>	f <sub>OUT</sub>	311	315	317	MHz	$f_{OUT} = 32 * f_{COSC}$
<b>Clock Driver Output (F</b>	Pin 1)					
Output current (High)	I <sub>CLKOUT</sub>			5	μΑ	V <sub>CLKOUT</sub> = V <sub>S</sub>
Saturation Voltage (Low) <sup>2)</sup>	V <sub>SATL</sub>			0.5	V	I <sub>CLKOUT</sub> = 0.6 mA

Power amplifier in overcritical C-operation
 Matching circuitry as used in the 50 Ohm-Output Testboard at the specified frequency.
 Tolerances of the passive elements not taken into account.



Table 10 Supply Voltage V<sub>S</sub>=2.1V ... 4.0V, T<sub>amb</sub>=-40°C ... +125°C (cont'd)

Parameter	Symbol		Limit Val	lues	Unit	Test Conditions
		min.	typ.	max.		
FSK Switch Output (Pi	in 4)					
On resistance	R <sub>FSKOUT</sub>			280	Ω	V <sub>FSKDTA</sub> = 0 V
On capacitance	C <sub>FSKOUT</sub>			6	pF	V <sub>FSKDTA</sub> = 0 V
Off resistance	$R_{\text{FSKOUT}}$	10			kΩ	$V_{FSKDTA} = V_{S}$
Off capacitance	C <sub>FSKOUT</sub>			1.5	pF	$V_{FSKDTA} = V_{S}$
Crystal Oscillator Inpu	ıt (Pin 5)					
Load capacitance	$C_{COSCmax}$			5	pF	
Serial Resistance of the crystal				100	Ω	f = 9.84 MHz
Input inductance of the COSC pin			4.6		μΗ	f = 9.84 MHz
ASK Modulation Data	Input (Pir	1 6)	*	•		
ASK Transmit disabled	V <sub>ASKDTA</sub>	0		0.5	V	
ASK Transmit enabled	$V_{ASKDTA}$	1.5		Vs	V	
Input bias current ASKDTA	I <sub>ASKDTA</sub>			33	μΑ	$V_{ASKDTA} = V_{S}$
Input bias current ASKDTA	I <sub>ASKDTA</sub>	-20			μΑ	V <sub>ASKDTA</sub> = 0 V
ASK data rate	f <sub>ASKDTA</sub>			20	kHz	
FSK Modulation Data	Input (Pin	7)				
FSK Switch on	$V_{FSKDTA}$	0		0.5	V	
FSK Switch off	$V_{FSKDTA}$	1.5		Vs	V	
Input bias current FSKDTA	I <sub>FSKDTA</sub>			33	μΑ	V <sub>FSKDTA</sub> = V <sub>S</sub>
Input bias current FSKDTA	I <sub>FSKDTA</sub>	-20			μΑ	V <sub>FSKDTA</sub> = 0 V
FSK data rate	f <sub>FSKDTA</sub>			20	kHz	
		1		1		1



Table 10 Supply Voltage V<sub>S</sub>=2.1V ... 4.0V, T<sub>amb</sub>=-40°C ... +125°C (cont'd)

Parameter	Symbol	L	imit Val	ues	Unit	Test
		min.	typ.	max.		Conditions
Power Amplifier Outpu	ıt (Pin 9)					
Output Power 3) at 315	P <sub>OUT, 315</sub>	-0.5	2.4	4.8	dBm	V <sub>S</sub> = 2.1 V
MHz transformed to	P <sub>OUT, 315</sub>		5.3	7.7	dBm	V <sub>S</sub> = 3.0 V
50 Ohm.	P <sub>OUT, 315</sub>	1.9	7.5	10.9	dBm	V <sub>S</sub> = 4.0 V
Power Down Mode Co	ntrol (Pin	10)				
Power Down mode	V <sub>PDWN</sub>	0		0.5	V	$V_{ASKDTA} < 0.2 V$ $V_{FSKDTA} < 0.2 V$
PLL Enable mode	V <sub>PDWN</sub>	1.5		Vs	V	V <sub>ASKDTA</sub> < 0.5 V
Transmit mode	$V_{PDWN}$	1.5		Vs	V	V <sub>ASKDTA</sub> > 1.5 V
Input bias current PDWN	I <sub>PDWN</sub>			38	μΑ	V <sub>PDWN</sub> = V <sub>S</sub>

- 1) a) When the minimum  $T_A$  is increased by 10°C, the minimum  $f_{OUT}$  decreases by 1 MHz.
  - b) When the maximum  $T_A$  is decreased by 10°C, the maximum  $f_{OUT}$  increases by 1 MHz.
  - c) When the minimum  $V_S$  is increased by 60 mV, the maximum  $f_{OUT}$  increases by 1 MHz. Restriction of c): The maximum  $f_{OUT}$  must not be increased by more than 19 MHz by increasing  $V_S$ .

All three measures can be taken independently and additive.

- 2) Derating linearly to a saturation voltage of max. 140 mV at I<sub>CLKOUT</sub> = 0 mA
- 3) Matching circuitry as used in the 50 Ohm-Output Testboard.

Tolerances of the passive elements not taken into account.

Range @ 2.1 V, +25°C: 2.4 dBm +/-2.0 dB

Typ. temperature dependency at 2.1 V: +0.4 dB@-40°C and -1.1 dB@+125°C, reference +25°C

Range @ 3.0 V, +25°C: 5.3 dBm +2.0 dB / -3.0 dB

Typ. temperature dependency at 3.0 V: +0.36 dB@-40°C and -1.55 dB@+125°C, reference +25°C

Range @ 4.0 V, +25°C: 7.5 dBm +/-3.0 dB

Typ. temperature dependency at 4.0 V: +0.45 dB@-40°C and -2.64 dB@+125°C, reference +25°C



#### **Package Outlines**

# 5 Package Outlines




Figure 18 PG-TSSOP-10

Table 11 Order Information

Туре	Ordering Code	Package
TDK5101F	SP000014744	PG-TSSOP-10
available on tape a		

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Dimensions in mm

# **TDK5101F**



s	Page
Pin Definition and Function - Overview	7
Pin Definition and Function <sup>1)</sup>	8
FSKDTA - FSK Switch	13
ASKDTA - Power Amplifier	14
Power Modes	16
Clock Output	28
Absolute Maximum Ratings, $T_{amb}$ = -40 °C +125 °C	31
Operating Ratings	32
Supply Voltage V <sub>S</sub> =3V, Ambient temperature T <sub>amb</sub> =25°C	32
Supply Voltage V <sub>S</sub> =2.1V 4.0V, T <sub>amb</sub> =-40°C +125°C	34
Order Information	37
•	Pin Definition and Function - Overview $ \begin{array}{ccccccccccccccccccccccccccccccccccc$

# **TDK5101F**



List of Figures		Page	
Figure 1	IC Pin Configuration	7	
Figure 2	Functional Block diagram	. 12	
Figure 3	Power mode control circuitry	. 15	
Figure 4	ASK Modulation		
Figure 5	FSK Modulation	. 17	
Figure 6	Alternative ASK Modulation	. 18	
Figure 7	Alternative FSK Modulation	. 18	
Figure 8	50 Ohm-output testboard schematic	. 19	
Figure 9	Top Side of TDK5101 F-Testboard with 50 Ohm-Output	. 20	
Figure 10	Bottom Side of TDK5101 F-Testboard with 50 Ohm-Output	. 20	
Figure 11	Stripline-antenna testboard schematic	. 22	
Figure 12	Top Side of TDK5101 F-Testboard with Stripline-Antenna	. 23	
Figure 13	Bottom Side of TDK5101 F-Testboard with Stripline-Antenna	. 23	
Figure 14	Application Hints	. 26	
Figure 15	FSK Mode	. 27	
Figure 16	Equivalent power amplifier tank circuit	. 29	
Figure 17	Output power Po (mW) and collector efficiency E vs. load resistor RL	30	
Figure 18	PG-TSSOP-10	. 37	

www.infineon.com

Published by Infineon Technologies AG

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com