

SLLS396F-SEPTEMBER 1999-REVISED JANUARY 2005

4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS

FEATURES

- Receiver and Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
 - SN65LVDS105 Receives Low-Voltage TTL (LVTTL) Levels
 - SN65LVDS104 Receives Differential Input Levels, ±100 mV
- Typical Data Signaling Rates to 400 Mbps or Clock Frequencies to 400 MHz
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100-Ω Load
- Propagation Delay Time
 - SN65LVDS105 2.2 ns (Typ)
 - SN65LVDS104 3.1 ns (Typ)
- LVTTL Levels Are 5-V Tolerant
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Networks
- Driver Outputs Are High Impedance When Disabled or With V_{CC} <1.5 V
- Bus-Pin ESD Protection Exceeds 16 kV
- SOIC and TSSOP Packaging

DESCRIPTION

The SN65LVDS104 and SN65LVDS105 are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

SN65LVDS104 D OR PW PACKAGE (Marked as LVDS104) (TOP VIEW)				C D O (Mar	SN65LVDS105 D OR PW PACKAGE (Marked as LVDS105) (TOP VIEW)			
EN1 [EN2 [EN3 [V _{CC} [GND [A [B [1 2 3 4 5 6 7	16 15 14 13 12 11 10] 1Y] 1Z] 2Y] 2Z] 3Y] 3Z] 4Y	EN1 EN2 EN3 V _{CC} GND A NC	[1 [2] 3 [4] 5 [6] 7	16] 1Y 15] 1Z 14] 2Y 13] 2Z 12] 3Y 11] 3Z 10] 4Y		
EN4 [8	9] 4Z	EN4	8	9] 4Z		

logic diagram (positive logic)



The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The SN65LVDS104 and SN65LVDS105 are characterized for operation from -40°C to 85°C.

The SN65LVDS104 and SN65LVDS105 are members of a family of LVDS repeaters. A brief overview of the family is provided in the table below.

			-	
DEVICE	NO. INPUTS	NO. OUTPUTS	PACKAGE	COMMENT
SN65LVDS22	2 LVDS	2 LVDS	16-pin D	Dual multiplexed LVDS repeater
SN65LVDS104	1 LVDS	4 LVDS	16-pin D	4-Port LVDS repeater
SN65LVDS105	1 LVTTL	4 LVDS	16-pin D	4-Port TTL-to-LVDS repeater
SN65LVDS108	1 LVDS	8 LVDS	38-pin DBT	8-Port LVDS repeater
SN65LVDS109	2 LVDS	8 LVDS	38-pin DBT	Dual 4-port LVDS repeater
SN65LVDS116	1 LVDS	16 LVDS	64-pin DGG	16-Port LVDS repeater
SN65LVDS117	2 LVDS	16 LVDS	64-pin DGG	Dual 8-port LVDS repeater

Selection Guide to LVDS Repeaters

Function Tables⁽¹⁾

SN65LVDS104					SN65LVDS105			
INPUT		OUTPUT		INPUT		OUTPUT		
$V_{ID} = V_A - V_B$	xEN	хY	хZ	Α	ENx	хY	хZ	
Х	Х	Z	Z	L	Н	L	Н	
Х	L	Z	Z	Н	Н	Н	L	
$V_{ID} \ge 100 \text{ mV}$	Н	Н	L	Open	Н	L	Н	
–100 mV < V _{ID} < 100 mV	Н	?	?	Х	L	Z	Z	
$V_{ID} \leq -100 \text{ mV}$	Н	L	Н	Х	Х	Z	Z	

(1) H = high level, L = low level, Z = high impedance, ? = indeterminate, X = don't care

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		UNIT
Supply voltage range, V_{CC} ⁽²⁾	–0.5 to 4 V	
Voltage renge	Enables, A ('LVDS105)	–0.5 to 6 V
voltage range	A, B, Y or Z	–0.5 to 4 V
Electrostatic discharge ⁽³⁾	A, B, Y, Z, and GND	Class 3, A:16 kV, B: 400 V
Continuous power dissipation		See Dissipation Rating Table
Storage temperature range	–65°C to 150°C	
Lead temperature 1,6 mm (1/16 inc	260°C	

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating* (1) conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(2) (3) Tested in accordance with MIL-STD-883C Method 3015.7

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
PW	774 mW	6.2 mW/°C	402 mW

This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) and (1) with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
V_{I} or V_{IC}	Voltage at any bus terminal (separately or common-mode)	0		V _{CC} -0.8	
T _A	Operating free-air temperature	-40		85	°C

SLLS396F-SEPTEMBER 1999-REVISED JANUARY 2005

SN65LVDS104 ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	
V _{IT-}	Negative-going differential input voltage threshold	- See Figure 1 and Table 1	-100			mv
V _{OD}	Differential output voltage magnitude	P = 100 () () + 100 m ()	247	340	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	See Figure 1 and Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage be- tween logic states	See Figure 3	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			25	150	mV
	Supply surrent	Enabled, $R_L = 100 \Omega$		23	35	mA
ICC	Supply current	Disabled		3	8	mA
	Input current (A or B inputs)	$V_{I} = 0 V$	-2	-11	-20	
1		V _I = 2.4 V	-1.2	-3		μΑ
I _{I(OFF)}	Power-off Input current	$V_{CC} = 1.5 \text{ V}, \text{ V}_{I} = 2.4 \text{ V}$			20	μA
I _{IH}	High-level input current (enables)	V _{IH} = 2 V			20	μA
IIL	Low-level input current (enables)	V _{IL} = 0.8 V			10	μA
	Chart aircuit autout aurrant	V_{OY} or $V_{OZ} = 0 V$			±10	mA
IOS	Shon-circuit output current	$V_{OD} = 0 V$			±10	mA
I _{OZ}	High-impedance output current	$V_0 = 0 V \text{ or } 2.4 V$			±1	μA
I _{O(OFF)}	Power-off output current	$V_{CC} = 1.5 \text{ V}, \text{ V}_{O} = 2.4 \text{ V}$			±1	μA
C _{IN}	Input capacitance (A or B inputs)	V _I = 0.4 sin (4E6πt) + 0.5 V		3		pF
Co	Output capacitance (Y or Z outputs)	$V_{I} = 0.4 \sin (4E6\pi t) + 0.5 V,$ Disabled		9.4		pF

(1) All typical values are at 25°C and with a 3.3-V supply.

SN65LVDS104 SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		2.4	3.2	4.2	ns
t _{PHL}	Propagation delay time, high-to-low-level output		2.2	3.1	4.2	ns
t _r	Differential output signal rise time	$R_1 = 100 \Omega, C_1 = 10 pF,$	0.3	0.8	1.2	ns
t _f	Differential output signal fall time	See Figure 4	0.3	0.8	1.2	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})			150	500	ps
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾			20	100	ps
t _{sk(pp)}	Part-to-part skew ⁽³⁾				1.5	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output			7.2	15	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	Soo Eiguro E		8.4	15	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	See Figure 5		3.6	15	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output			6	15	ns

(1) All typical values are at 25° C and with a 3.3-V supply.

 $t_{sk(0)}$ is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together. (2)

 $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (3)

SN65LVDS105 ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OD}	Differential output voltage magnitude	R _L = 100 Ω,	247	340	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states	$V_{ID} = \pm 100 \text{ mV},$ See Figure 6 and Figure 7	-50		50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.37 5	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 8	-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			25	150	mV
	Supply surrent	Enabled, $R_L = 100 \Omega$		23	35	mA
ICC	Supply current	Disabled		0.7	6.4	mA
I _{IH}	High-level input current	V _{IH} = 2 V			20	μA
IIL	Low-level input current	V _{IL} = 0.8 V			10	μA
	Short airouit autout aurrant	V_{OY} or $V_{OZ} = 0 V$			±10	mA
IOS	Short-circuit output current	$V_{OD} = 0 V$			±10	mA
I _{OZ}	High-impedance output current	$V_0 = 0 V \text{ or } 2.4 V$			±1	μA
I _{O(OFF)}	Power-off output current	$V_{CC} = 1.5 \text{ V}, V_{O} = 2.4 \text{ V}$		0.3	±1	μA
CIN	Input capacitance	V _I = 0.4 sin (4E6πt) + 0.5 V		5		pF
Co	Output capacitance (Y or Z outputs)	$V_{l} = 0.4 \sin (4E6\pi t) + 0.5 V,$ Disabled		9.4		pF

(1) All typical values are at 25°C and with a 3.3-V supply.

SN65LVDS105 SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		1.7	2.2	3	ns
t _{PHL}	Propagation delay time, high-to-low-level output		1.4	2.3	3.5	ns
t _r	Differential output signal rise time	$R_{L} = 100 \Omega, C_{L} = 10 pF,$	0.3	0.8	1.2	ns
t _f	Differential output signal fall time	See Figure 9		0.8	1.2	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})			150	500	ps
t _{sk(o)}	Channel-to-channel output skew ⁽²⁾			20	100	ps
t _{sk(pp)}	Part-to-part skew ⁽³⁾				1.5	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output			7.2	15	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	Soo Figuro 10		8.4	15	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	See Figure 10		3.6	15	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output			6	15	ns

(1)

All typical values are at 25°C and with a 3.3-V supply. $t_{sk(o)}$ is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together. (2)

 $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (3)

PARAMETER MEASUREMENT INFORMATION



Figure 1. 'LVDS104 Voltage and Current Definitions

|--|

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
VIA	V _{IB}	V _{ID}	V _{IC}
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	–100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	–600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	–600 mV	0.3 V



Figure 2. 'LVDS104 V_{OD} Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3 dB bandwidth of at least 300 MHz.

Figure 3. 'LVDS104 Test Circuit and Definitions for the Driver Common-Mode Output Voltage



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ± 0.2 ns.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 4. 'LVDS104 Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 5. 'LVDS104 Enable and Disable Time Circuit and Definitions







Figure 7. 'LVDS105 VOD Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 8. 'LVDS105 Test Circuit and Definitions for the Driver Common-Mode Output Voltage



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulsewidth = 10 ± 0.2 ns.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 9. 'LVDS105 Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth = 500 ± 10 ns.
- B. C_{L} includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 10. 'LVDS105 Enable and Disable Time Circuit and Definitions

TYPICAL CHARACTERISTIC



SLLS396F-SEPTEMBER 1999-REVISED JANUARY 2005

TYPICAL CHARACTERISTIC (continued)



TYPICAL CHARACTERISTIC (continued)



NOTES: Input: 2¹⁵ PRBS with peak-to-peak jitter <115 ps at 100 Mbps. Test board adds about 70 ps p-p jitter. All outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF ceramic 0603-style capacitors 1 cm from the device. Figure 19.



NOTES: Input: 50% duty cycle square wave with period jitter < 9 ps at 100 MHz. Test board adds about 5 ps p-p jitter. All outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0603-style capacitors 1 cm from the device.

Figure 20.

TEXAS INSTRUMENTS www.ti.com

SLLS396F-SEPTEMBER 1999-REVISED JANUARY 2005

TYPICAL CHARACTERISTIC (continued)



NOTES: Input: 2¹⁵ PRBS with peak-to-peak Jitter < 147 ps at 100 Mbps, Test board adds about 43 ps p-p jitter. All outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0603-style capacitors 1 cm from the device. Figure 21.



NOTES: Input: 50% duty cycle square wave with period jitter < 10 ps at 100 MHz. Test board adds about 5 ps p-p jitter. All outputs enabled and loaded with differential 100-Ω loads, worst-case output, supply decoupled with 0.1-µF and 0.001-µF ceramic 0603-style capacitors 1 cm from the device.

Figure 22.



APPLICATION INFORMATION

INPUT LEVEL TRANSLATION

An LVDS receiver can be used to receive various other types of logic signals. Figure 23 through Figure 32 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.







Figure 24. Center-Tap Termination (CTT)



Figure 25. Gunning Transceiver Logic (GTL)

SN65LVDS104 SN65LVDS105

SLLS396F-SEPTEMBER 1999-REVISED JANUARY 2005



APPLICATION INFORMATION (continued)







Figure 27. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)

APPLICATION INFORMATION (continued)







Figure 29. 3.3-V CMOS

SLLS396F-SEPTEMBER 1999-REVISED JANUARY 2005



APPLICATION INFORMATION (continued)





APPLICATION INFORMATION (continued)

FAIL SAFE

A common problem with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. Hovever, TI LVDS receivers handles the open-input circuit situation differently.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 33. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.



Figure 33. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100 mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in Figure 33. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.



24-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65LVDS104D	ACTIVE	SOIC	Drawing	16	40	(2) Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) LVDS104	Samples
SN65LVDS104DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS104DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS104DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS104PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS104PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS104PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS104PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS104	Samples
SN65LVDS105D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples
SN65LVDS105DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples
SN65LVDS105DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples
SN65LVDS105PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples
SN65LVDS105PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples
SN65LVDS105PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples
SN65LVDS105PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS105	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



www.ti.com

24-Apr-2015

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS104DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS104PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS105DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS105PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS104DR	SOIC	D	16	2500	367.0	367.0	38.0
SN65LVDS104PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN65LVDS105DR	SOIC	D	16	2500	367.0	367.0	38.0
SN65LVDS105PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com