

100 MHz LVDS Clock Generator

Features

■ One low-voltage differential signaling (LVDS) output pair

■ Output frequency: 100 MHz

■ External crystal frequency: 25 MHz

■ Low RMS phase jitter at 100 MHz, using 25 MHz crystal (637 kHz to 10 MHz): 0.53 ps (typical)

■ Pb-free 8-Pin TSSOP package

■ Supply voltage: 3.3 V or 2.5 V


■ Commercial temperature range

Functional Description

The CY2XL11 is a PLL based high performance clock generator with a crystal oscillator interface and one LVDS output pair. It is optimized to generate PCI Express, FC, and other high-performance clock frequencies. It also produces an output frequency that is four times the crystal frequency. It uses Cypress's low-noise VCO technology to achieve less than 1 ps typical RMS phase jitter, that meets high-performance systems' jitter requirements.

For a complete list of related documentation, click here.

Logic Block Diagram





Contents

Pinouts	3
Pin Definitions	3
Frequency Table	4
Absolute Maximum Conditions	4
Operating Conditions	4
DC Electrical Characteristics	5
AC Electrical Characteristics	6
Crystal Characteristics	6
Switching Waveforms	7
Termination Circuits	8
Ordering Information	9
Ordering Code Definitions	9

Package Drawing and Dimensions	10
Acronyms	11
Document Conventions	11
Units of Measures	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC® Solutions	13
Cypress Developer Community	13
Technical Support	13



Pinouts

Figure 1. 8-pin TSSOP pinout

VDD	1	8	VDD
VSS	2	7	CLK
XOUT	3	6	CLK#
XIN	4	5	OE

Pin Definitions

Pin Number	Pin Name	I/O Type	Description
1, 8	VDD	Power	3.3 V or 2.5 V power supply. All supply current flows through pin 1
2	VSS	Power	Ground
3, 4	XOUT, XIN	XTAL output and input	Parallel resonant crystal interface
5	OE	CMOS input	Output enable. When HIGH, the output is enabled. When LOW, the output is high-impedance
6,7	CLK#, CLK	LVDS output	Differential clock output



Frequency Table

Input Crystal Frequency (MHz)	PLL Multiplier Value	Output Frequency (MHz)
25	4	100

Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V_{DD}	Supply voltage	_	-0.5	4.4	V
V _{IN} ^[1]	Input voltage, DC	Relative to V _{SS}	-0.5	V _{DD} + 0.5	V
T_S	Temperature, storage	Non operating	-65	150	°C
T_J	Temperature, junction	_	-	135	°C
ESD _{HBM}	ESD protection (human body model)	JEDEC STD 22-A114-B	2000	_	V
UL-94	Flammability rating	At 1/8 inch	V-	-0	
$\Theta_{JA}^{[2]}$	Thermal resistance, junction to	0 m/s airflow	100		°C/W
	ambient	1 m/s airflow	91		
		2.5 m/s airflow	8	7	

Operating Conditions

Parameter	Description	Min	Max	Unit
V_{DD}	3.3 V supply voltage	3.135	3.465	V
	2.5 V supply voltage	2.375	2.625	V
T _A	Ambient temperature	-5	70	°C
T _{PU}	Power up time for all V_{DD} to reach minimum specified voltage (ensure power ramps is monotonic)	0.05	500	ms

Document Number: 001-42886 Rev. *H Page 4 of 13

The voltage on any input or IO pin cannot exceed the power pin during power up.
 Simulated using Apache Sentinel TI software. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.



DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I _{DD} ^[4]	Power supply current with output terminated	V_{DD} = 3.465 V, OE = V_{DD} , output terminated	-	_	120	mA
		V_{DD} = 2.625 V, OE = V_{DD} , output terminated	-	_	115	mA
V _{OD} ^[6]	LVDS differential output voltage	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between CLK and CLK#	247	-	454	mV
ΔV _{OD} ^[6]	Change in V _{OD} between complementary output states	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between CLK and CLK#	-	-	50	mV
V _{OS} ^[7]	LVDS offset output voltage	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between CLK and CLK#	1.125	-	1.375	V
ΔV _{OS}	Change in V _{OS} between complementary output states	V_{DD} = 3.3 V or 2.5 V, R_{TERM} = 100 Ω between CLK and CLK#	-	-	50	mV
loz	Output leakage current	Three-state output, unterminated, measured on one pin while floating the other pin, OE = V_{SS}	-35	-	35	μА
V _{IH}	Input high voltage, OE pin	_	0.7 × V _{DD}	-	_	V
V _{IL}	Input low voltage, OE pin	_	_	-	0.3 × V _{DD}	V
I _{IH}	Input high current, OE pin	OE = V _{DD}	_	-	115	μΑ
I _{IL}	Input low current, OE pin	OE = V _{SS}	-50	-	_	μΑ
C _{IN}	Input capacitance, OE pin	_	_	15	_	pF
C _{INX}	Pin capacitance, XIN & XOUT	_	_	4.5	_	pF

Notes

- Outputs are terminated with 100Ω between CLK and CLK#. Refer to Figure 8 on page 8.
 I_{DD} includes ~4 mA of current that is dissipated externally in the output termination resistor.
 Not 100% tested, guaranteed by design and characterization.
 Refer to Figure 2 on page 7.
 Refer to Figure 3 on page 7.



AC Electrical Characteristics

Parameter [8]	Description	Test Conditions	Min	Тур	Max	Unit
F _{OUT}	Output frequency	-	_	100	_	MHz
T _R , T _F ^[9]	Output rise or fall time	20% to 80% of full output swing	_	0.5	1.0	ns
$T_{\text{Jitter}(\phi)}^{[10]}$	RMS phase jitter (random)	F _{OUT} = 100 MHz, (637 kHz–10 MHz)	-	0.53	_	ps
T _{DC} ^[11]	Duty cycle	Measured at zero crossing point	45	_	55	%
T _{OHZ} ^[12]	Output disable time	Time from falling edge on OE to stopped outputs (Asynchronous)	-	-	100	ns
T _{OE} ^[12]	Output enable time	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	-	_	120	ns
T _{LOCK}	Startup time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}(min.)$	-	_	5	ms

Crystal Characteristics

Parameter	Description	Min	Max	Unit
	Mode of oscillation	Funda	mental	_
F	Frequency	25	25	MHz
ESR	Equivalent series resistance		50	Ω
C _S	Shunt capacitance	-	7	pF

^{8.} Outputs are terminated with 100Ω between CLK and CLK#. Refer to Figure 8 on page 8. 9. Refer to Figure 4 on page 7. 10. Refer to Figure 7 on page 8. 11. Refer to Figure 5 on page 7. 12. Refer to Figure 6 on page 7.



Switching Waveforms

Figure 2. Output Voltage Swing




Figure 3. Output Offset Voltage




Figure 4. Output Rise or Fall Time




Figure 5. Duty Cycle Timing






Figure 6. Output Enable and Disable Timing






Switching Waveforms (continued)

Figure 7. RMS Phase Jitter



Termination Circuits

Figure 8. LVDS Termination






Ordering Information

Part Number	Package Description	Product Flow
CY2XL11ZXC	8-pin TSSOP	Commercial, 0 °C to 70 °C
CY2XL11ZXCT	8-pin TSSOP – Tape and Reel	Commercial, 0 °C to 70 °C
CY2XL11ZXI	8-pin TSSOP	Industrial, –40 °C to +85 °C
CY2XL11ZXIT	8-pin TSSOP – Tape and Reel	Industrial, –40 °C to +85 °C

Ordering Code Definitions






Package Drawing and Dimensions

Figure 9. 8-pin TSSOP (4.40 mm Body) Package Outline, 51-85093

8 Lead TSSOP 4.40 MM BODY



51-85093 *E



Acronyms

Acronym	Description
CLKOUT	Clock Output
CMOS	Complementary Metal Oxide Semiconductor
DPM	Die Pick Map
EPROM	Erasable Programmable Read Only Memory
LVDS	Low-Voltage Differential Signaling
NTSC	National Television System Committee
OE	Output Enable
PAL	Phase Alternate Line
PD	Power Down
PLL	Phase Locked Loop
TTL	Transistor-Transistor Logic

Document Conventions

Units of Measures

Symbol	Unit of Measure			
°C	degree Celsius			
kHz	kilohertz			
kΩ	kilohm			
MHz	megahertz			
ΜΩ	megaohm			
μΑ	microampere			
μs	microsecond			
μV	microvolt			
μVrms	microvolts root-mean-square			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
nV	nanovolt			
Ω	ohm			
ppm	parts per million			
V	volt			



Document History Page

Rev.	ECN No.	Submission	Orig. of	Description of Change
**	2117527	See ECN	Change WWZ / KVM / AESA	New data sheet
*A	2669117	03/05/2009	KVM / AESA	Changed Data Sheet Status to Final Changed crystal and output frequency Removed MSL spec Changed IIL value from -20 uA to -50 uA Changed IIH value from 20 uA to 115 uA Changed phase jitter value from 1 to 0.53 ps Changed junction temp from 125°C to 135°C Changed IDD from 150 mA to 120 mA Rise / fall time changed to 350 ps to 500ps
*B	2700242	04/30/2009	KVM / PYRS	Typo correction Reformatted AC and DC tables Added IDD spec for 2.5V Added CINX and TLOCK specs Changed CIN from 7pF to 15pF
*C	2718433	06/12/2009	WWZ / HMT	No change. Submit to ECN for product launch.
*D	2764787	09/18/2009	KVM	Add clause to I_{OZ} Test Conditions Change V_{OD} limits from 250/450 mV to 247/454 mV Add max limit for T_R , T_F : 1.0 ns Change T_{OE} max from 100 ns to 120 ns Change T_{LOCK} max from 10 ms to 5 ms
*E	3067416	10/20/20	BASH	Added the industrial part in Ordering Information table. Added Ordering Code Definition. Updated package diagram. Added Acronyms and Units of Measures.
*F	3199831	03/18/11	CXQ	No change. Sunset review spec.
*G	4334627	04/06/2014	CINM	Updated Package Drawing and Dimensions: spec 51-85093 – Changed revision from *C to *D. Updated in new template. Completing Sunset Review.
*H	4582584	11/07/2014	CINM	Added related documentation hyperlink in page 1. Updated the part number CY2XL11ZXI(T) to CY2XL11ZXIT, in Ordering Information. Updated Package Drawing and Dimensions from 51-85093 *D to 51-85093



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2008-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com