



ON Semiconductor®

<http://onsemi.com>

LC79401KNE

CMOS LSI

Dot-Matrix LCD Drivers

Overview

The LC79401KNE is a 80-outputs segment driver LSI for graphic dot-matrix liquid crystal display systems.

The LC79401KNE latches 80 bits of display data sent from a controller using a 4-bit parallel transfer technique and generates LCD drive signals. When combined as a kit with common driver, either the LC79430KNE (QIP100E), the LC79401KNE can drive large screen LCD panels.

Features

- Incorporates LCD drive circuits for 80 bits of display.
- Supports display duties from 1/64 to 1/256
- The provision of a chip disable pin supports power reduction in large-scale panels.
- Allows external provision of the bias power supply
- Operating supply voltage/operating temperature
 - V_{DD} (logic block) : 2.7 to 5.5V/-20 to +85°C
 - $V_{DD}-V_{EE}$ (LCD block) : 12 to 32V/-20 to +85°C
- Data transfer clock : 6.0MHz (max), bidirectional shifting supported
- Data input : 4-bit parallel input
- CMOS process
- 100-pin flat plastic package (QIP100E)

Specifications

Absolute Maximum Ratings at $T_a = 25 \pm 2^\circ\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage (Logic)	V_{DD} max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	$V_{DD}-V_{EE}$ max	*1	0 to 35	V
Maximum input voltage	V_I max		-0.3 to $V_{DD}+0.3$	V
Storage temperature	Tstg		-40 to +125	°C

Note *1 $V_{DD} \geq V_1 > V_3 > V_4 > V_{EE}$, $V_{DD}-V_3 \leq 7\text{V}$, $V_4-V_{EE} \leq 7\text{V}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at $T_a = -20$ to $+85^\circ\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	min	typ	max	unit
Supply voltage (Logic)	V_{DD}		2.7		5.5	V
Supply voltage (LCD)	$V_{DD}-V_{EE}$	*2, 3	12		32	V
Input high level voltage	V_{IH}	DI1 to DI4, CP, LOAD, CDI, R/L, M, DISPOFF	$0.8V_{DD}$			V
Input low level voltage	V_{IL}	DI1 to DI4, CP, LOAD, CDI, R/L, M, DISPOFF			$0.2V_{DD}$	V
CP Shift clock	f_{CP}	CP			6.0	MHz
CP pulse width	t_{WC}	CP	50			ns
LOAD pulse width	t_{WL}	LOAD	50			ns
Setup time	t_{SETUP}	DI1 to DI4 → CP	30			ns
Hold time	t_{HOLD}	DI1 to DI4 → CP	$V_{DD}=2.7$ to 4.5V	40		ns
			$V_{DD}=4.5$ to 5.5V	30		ns
CP → LOAD	t_{CL}	CP → LOAD	80			ns
LOAD → CP	t_{LC1}	LOAD → CP	110			ns
	t_{LC2}	LOAD → CP	$V_{DD}=2.7$ to 4.5V	30		ns
			$V_{DD}=4.5$ to 5.5V	15		ns
CP and LOAD rise time	t_R	CP, LOAD			*4	ns
CP and LOAD fall time	t_F	CP, LOAD			*4	ns

Note *2 $V_{DD} \geq V_1 > V_3 > V_4 > V_{EE}$, $V_{DD}-V_3 \leq 7\text{V}$, $V_4-V_{EE} \leq 7\text{V}$

*3 When the power is turned on, either the logic system power must be turned on before the LCD drive system power or else they must both be turned on at the same time. When the power is turned off, either the LCD drive system power must be turned off before the logic system power, or else both must be turned off at the same time.

*4 The CP and LOAD rise time (t_R) and the CP and LOAD fall time (t_F) must satisfy equations (1) and (2) below at the same time.

$$(1) t_R, t_F < \frac{1}{2f_{CP}} - t_{WC} \quad (2) t_R, t_F < 50\text{ns}$$

LC79401KNE

Electrical Characteristics at Ta = 25±2°C, VDD = 2.7 to 5.5V

Parameter	Symbol	Conditions	min	typ	max	unit
Input high level current	I _{IH}	V _{IN} =V _{DD} , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF			1	μA
Input low level current	I _{IL}	V _{IN} =V _{SS} , LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF	-1			μA
Output high level voltage	V _{OH}	I _{OH} =-400μA, CDO	V _{DD} -0.4			V
Output low level voltage	V _{OL}	I _{OL} =400μA, CDO			0.4	V
Driver on resistance	R _{ON} (1)	V _{DD} -V _{EE} =30V, V _{DE} -V _O =0.5V: O1 to O80 *5		0.6	1.5	kΩ
	R _{ON} (2)	V _{DD} -V _{EE} =20V, V _{DE} -V _O =0.5V: O1 to O80 *5		0.7	2.0	kΩ
Standby current drain	I _{ST}	CDI=V _{DD} , V _{DD} -V _{EE} =30V, CP=6.0MHz, Output unloaded: V _{SS}			200	μA
Operating current drain	I _{SS} *6	V _{DD} -V _{EE} =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V _{SS}			4.0	mA
	I _{EE} *7	V _{DD} -V _{EE} =30V, CP=6MHz, LOAD=14kHz, M=35Hz: V _{EE}			0.5	mA
Input capacitance	C _I	f=6.0MHz ; CP		8		pF

Note *5 V_{DE} = one of V1, V3, V4 or V_{EE}, V1 = V_{DD}, V3 = 15/17 (V_{DD}-V_{EE}), V4 = 2/17 (V_{DD}-V_{EE})

*6 I_{SS} is the current flowing from V_{DD} to V_{SS}

*7 I_{EE} is the current flowing from V_{DD} to V_{EE}


Switching Characteristics at Ta = 25±2°C, V_{SS} = 0V, VDD = 2.7 to 5.5V

Parameter	Symbol	Conditions	min	typ	max	unit
Output delay time 1	t _{D1}	Load=15pF: CDO	V _{DD} =2.7 to 4.5V		100	ns
			V _{DD} =4.5 to 5.5V		80	ns
Output delay time 2	t _{D2}	Load=15pF: CDO	V _{DD} =2.7 to 4.5V		100	ns
			V _{DD} =4.5 to 5.5V		80	ns


LC79401KNE

Package Dimensions

unit:mm (typ)
3151A




Pin Assignment



Top view

Equivalent Circuit Block Diagram




LC79401KNE

Pin Function


Pin No	Symbol	I/O	Function																																																																																		
90	V _{DD}	Supply	V _{DD} -V _{SS} : Logic power supply V _{DD} -V _{EE} : LCD drive circuit power supply																																																																																		
88	V _{SS}																																																																																				
85	V _{EE}																																																																																				
82	V1	Supply	LCD drive level power supply V1,V _{EE} : Selected level V3,V4 : Unselected level																																																																																		
83	V3																																																																																				
84	V4																																																																																				
99	CP	I	Display data acquisition clock (falling edge trigger)																																																																																		
87	LOAD	I	Display data latch clock (falling edge trigger) The display data LCD drive signal is output on the falling edge.																																																																																		
95	DI4	I	<table><tr><td>Display data</td><td>LCD drive output</td><td>LCD display</td></tr><tr><td>H</td><td>Selected level</td><td>On</td></tr><tr><td>L</td><td>Unselected level</td><td>Off</td></tr></table>	Display data	LCD drive output	LCD display	H	Selected level	On	L	Unselected level	Off																																																																									
Display data	LCD drive output			LCD display																																																																																	
H	Selected level			On																																																																																	
L	Unselected level			Off																																																																																	
96	DI3																																																																																				
97	DI2																																																																																				
98	DI1																																																																																				
91	R/L	I	Control pin that inverts the data output destination																																																																																		
			<table><tr><th rowspan="2">R/L</th><th rowspan="2">Data input</th><th colspan="7">Number of clock</th></tr><tr><th>1</th><th>2</th><th>3</th><th>...</th><th>18</th><th>19</th><th>20</th></tr><tr><td rowspan="4">L</td><td>DI1</td><td>O77</td><td>O73</td><td>O69</td><td>...</td><td>O9</td><td>O5</td><td>O1</td></tr><tr><td>DI2</td><td>O78</td><td>O74</td><td>O70</td><td>...</td><td>O10</td><td>O6</td><td>O2</td></tr><tr><td>DI3</td><td>O79</td><td>O75</td><td>O71</td><td>...</td><td>O11</td><td>O7</td><td>O3</td></tr><tr><td>DI4</td><td>O80</td><td>O76</td><td>O72</td><td>...</td><td>O12</td><td>O8</td><td>O4</td></tr><tr><td rowspan="4">H</td><td>DI1</td><td>O4</td><td>O8</td><td>O12</td><td>...</td><td>O72</td><td>O76</td><td>O80</td></tr><tr><td>DI2</td><td>O3</td><td>O7</td><td>O11</td><td>...</td><td>O71</td><td>O75</td><td>O79</td></tr><tr><td>DI3</td><td>O2</td><td>O6</td><td>O10</td><td>...</td><td>O70</td><td>O74</td><td>O78</td></tr><tr><td>DI4</td><td>O1</td><td>O5</td><td>O9</td><td>...</td><td>O69</td><td>O73</td><td>O77</td></tr></table>	R/L	Data input	Number of clock							1	2	3	...	18	19	20	L	DI1	O77	O73	O69	...	O9	O5	O1	DI2	O78	O74	O70	...	O10	O6	O2	DI3	O79	O75	O71	...	O11	O7	O3	DI4	O80	O76	O72	...	O12	O8	O4	H	DI1	O4	O8	O12	...	O72	O76	O80	DI2	O3	O7	O11	...	O71	O75	O79	DI3	O2	O6	O10	...	O70	O74	O78	DI4	O1	O5	O9	...	O69	O73	O77
			R/L			Data input	Number of clock																																																																														
				1	2		3	...	18	19	20																																																																										
			L	DI1	O77	O73	O69	...	O9	O5	O1																																																																										
				DI2	O78	O74	O70	...	O10	O6	O2																																																																										
				DI3	O79	O75	O71	...	O11	O7	O3																																																																										
				DI4	O80	O76	O72	...	O12	O8	O4																																																																										
			H	DI1	O4	O8	O12	...	O72	O76	O80																																																																										
				DI2	O3	O7	O11	...	O71	O75	O79																																																																										
				DI3	O2	O6	O10	...	O70	O74	O78																																																																										
				DI4	O1	O5	O9	...	O69	O73	O77																																																																										
86	M	I	LCD drive output alternation signal																																																																																		
81	CDI	I	Chip disable pin High level : Data is not acquired. Low level : Data is acquired																																																																																		
100	CDO	O	Connect to the CDI pin on the next chip when cascade connection is used.																																																																																		
89	$\overline{\text{DISPOFF}}$	I	Input that controls the O1 to O80 output pins. During periods when this pin is low, the O1 to O80 output pins output the V1 level. See the truth table.																																																																																		
1 to 80	O1 to O80	O	LCD drive outputs The output level are determined by the combination of the output the data, The M signal, and The $\overline{\text{DISPOFF}}$ pin as shown in the table.																																																																																		
			<table><tr><td>M</td><td>Q</td><td>$\overline{\text{DISPOFF}}$</td><td>Output</td></tr><tr><td>L</td><td>L</td><td>H</td><td>V3</td></tr><tr><td>L</td><td>H</td><td>H</td><td>V1</td></tr><tr><td>H</td><td>L</td><td>H</td><td>V4</td></tr><tr><td>H</td><td>H</td><td>H</td><td>V_{EE}</td></tr><tr><td>*</td><td>*</td><td>L</td><td>V1</td></tr></table>	M	Q	$\overline{\text{DISPOFF}}$	Output	L	L	H	V3	L	H	H	V1	H	L	H	V4	H	H	H	V _{EE}	*	*	L	V1																																																										
			M	Q	$\overline{\text{DISPOFF}}$	Output																																																																															
			L	L	H	V3																																																																															
			L	H	H	V1																																																																															
			H	L	H	V4																																																																															
			H	H	H	V _{EE}																																																																															
*	*	L	V1																																																																																		
Note : don't care (fixed at high or low)																																																																																					
92	NC	-	Must be left open.																																																																																		
93	NC																																																																																				
94	NC																																																																																				

LC79401KNE

Application Example (LC79401KNE/LC79430KNE)



Switching Characteristics Diagram



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com