

SLUSAU8 - MAY 2013

COMPLIMENTARY SWITCH FET DRIVERS

Check for Samples: UC1715-SP

FEATURE	ES
---------	----

 Single Input (PWM and TTL Compatible) High Current Power FET Driver, 	W PACKAGE (TOP VIEW)		
1-A Source/2-A Sink			
Auxiliary Output FET Driver,	N/C 1	16 ENBL	
0.5-A Source/1-A Sink	Vcc 2	15 T1	
Time Delays Between Power and Auxiliary Outputs Independently Programmable from	PWR 3	14 INPUT	
50 ns to 700 ns	GND 4	13 N/C	
 Time Delay or True Zero-Voltage Operation Independently Configurable for Each Output 	GND 5	12 N/C	
Switching Frequency to 1 MHz	AUX 6	11 T2	
 Typical 50-ns Propagation Delays 			
 ENBL Pin Activates 220-µA Sleep Mode 	N/C 7	10 N/C	
Power Output is Active Low in Sleep Mode	N/C 8	9 N/C	
Synchronous Rectifier Driver	· · · · ·		

-

. . . .

DESCRIPTION

The UC1715 is a high speed driver designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on this driver. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. This device requires a PWM-type input to operate and can be interfaced with commonly available PWM controllers.

ORDERING INFORMATION⁽¹⁾

TJ	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CFP (W)	5962-0052102VFA	5962-0052102VFA

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLUSAU8 -MAY 2013

DEVICE INFORMATION

PIN FUNCTIONS

PIN		1/0	DESCRIPTION
NAME	NAME NO.		DESCRIPTION
N/C	1, 7, 8, 9, 10, 12, 13	-	N/C pins are not bonded out. External connections will not affect device functionality.
V _{CC}	2	I	The V_{CC} input range is from 7 V to 20 V. This pin should be bypassed with a capacitor to GND consistent with peak load current demands.
PWR	3	0	The PWR output waits for the T1 delay after the INPUT's rising edge before switching on, but switches off immediately at INPUT's falling edge (neglecting propagation delays). This output is capable of sourcing 1-A and sinking 2-A of peak gate drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL \geq 0.8 V regardless of VCC's voltage.
GND	4, 5	-	This is the reference pin for all input voltages and the return point for all device currents. It carries the full peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.
AUX	6		The AUX switches immediately at INPUT's rising edge but waits through the T2 delay after INPUT's falling edge before switching. AUX is capable of sourcing 0.5-A and sinking 1-A of drive current. During sleep mode, AUX is inactive with a high impedance.
T2	11		This pin functions in the same way as T1 but controls the time delay between PWR turn-off and activation of the AUX switch. The resistor on this pin sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at this pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
INPUT	14	I	The input switches at TTL logic levels (approximately 1.4 V) but the allowable range is from 0 V to 20 V, allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output. It should be noted that if the input signal comes from a controller with FET drive capability, this signal provides another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay at the trailing edge.
T1	15		A resistor to ground programs the time delay between AUX switch turn-off and PWR turn-on. The resistor on this pin sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at this pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
ENBL	16	I	The ENBL input switches at TTL logic levels (approximately 1.2 V), and its input range is from 0 V to 20 V. The ENBL input will place the device into sleep mode when it is a logical low. The current into VCC during the sleep mode is typically 220 μ A.




www.ti.com



SLUSAU8 - MAY 2013

www.ti.com

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS⁽¹⁾ ⁽²⁾

over operating free-air temperature range (unless otherwise noted)

V _{CC}	Supply voltage	20 V	
	Denne kinn	Continuous	-100 mA
	Power driver	Peak ⁽³⁾	-1 A
IOH	A miliant driven	Continuous	-100 mA
	Auxiliary driver	Peak ⁽³⁾	-500 mA
	Dewer driver	Continuous	100 mA
	Power driver	Peak ⁽³⁾	2 A
I _{OL}	A miliant driven	Continuous	100 mA
	Auxiliary driver	Peak ⁽³⁾	1 A
VI	Input voltage range (INPUT, ENBL)	–0.3 V to 20 V	
$T_{\rm J}$	Maximum operating junction temperature	150°C	
T _{stg}	Storage temperature range	–65°C to 150°C	
T _{lead}	Maximum lead temperature (soldering, 10 seconds)	300°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) (3) All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.

RMS drive current on any pin to be restricted to 672 mA.



THERMAL INFORMATION

		UC1715-SP	
	THERMAL METRIC ⁽¹⁾	w	UNITS
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	72.9	
θ_{JC}	Junction-to-case thermal resistance ⁽³⁾	8.25	°C/W
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	43.4	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.



SLUSAU8 -MAY 2013

www.ti.com

ELECTRICAL CHARACTERISTICS

 V_{CC} = 15 V, ENBL ≥ 2 V, R_T1 = 100 kΩ from T1 to GND, R_T2 = 100 kΩ from T2 to GND, T_A = T_J = −55°C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
Overall					
V _{CC}		7	18	V	
I _{CC} , nominal	ENBL = 3 V		25	mA	
I _{CC} , sleep mode	ENBL = 0.8 V		300	μA	
Power Driver (PWR)					
Pre turn-on PWR output, low	$V_{CC} = 0 \text{ V}, \text{ I}_{OUT} = 10 \text{ mA}, \text{ ENBL} \le 0.8 \text{ V}$		2	V	
DWD output low oot ()(INPUT = 0.8 V, I _{OUT} = 40 mA		1	V	
PWR output low, sat. (V _{PWR})	INPUT = 0.8 V, I _{OUT} = 100 mA		1.5	v	
	$INPUT = 3 V, I_{OUT} = -40 mA$		3	V	
PWR output high, sat. ($V_{CC} - V_{PWR}$)	INPUT = 3 V, I _{OUT} = -100 mA		3	V	
Rise time	C _L = 2200 pF		60	ns	
Fall time	C _L = 2200 pF		60	ns	
T1 delay, AUX to PWR ⁽¹⁾	INPUT rising edge, $R_T 1 = 10 k\Omega$, see ⁽²⁾	45	200	ns	
T1 delay, AUX to PWR ⁽¹⁾	INPUT rising edge, $R_T 1 = 100 \text{ k}\Omega$, see ⁽²⁾	250	1300	ns	
PWR prop delay	INPUT falling edge, 50%, see ⁽³⁾		300	ns	
Auxiliary Driver (AUX)	L				
AUX pre turn-on AUX output low (V _{PAUX})	$V_{CC} = 0 \text{ V}, \text{ ENBL } \le 0.8 \text{ V}, \text{ I}_{OUT} = 10 \text{ mA}$		2	V	
	V _{IN} = 3 V, I _{OUT} = 40 mA		1		
AUX output low, sat. (V _{AUX})	V _{IN} = 3 V, I _{OUT} = 100 mA		1.5	V	
AUX output high, sat. ($V_{CC} - V_{AUX}$)	V _{IN} = 0.8 V, I _{OUT} = -40 mA		3	V	
	V _{IN} = 0.8 V, I _{OUT} = -100 mA		3		
Rise time	C _L = 2200 pF		60	ns	
Fall time	C _L = 2200 pF		60	ns	
T2 delay, PWR to AUX ⁽¹⁾	INPUT falling edge, $R_T 2 = 10 \text{ k}\Omega$, see ⁽²⁾	45	130	ns	
T2 delay, PWR to AUX ⁽¹⁾	INPUT falling edge, $R_T 2 = 100 \text{ k}\Omega$, see ⁽²⁾	200	700	ns	
AUX prop delay	INPUT rising edge, 50%, see ⁽³⁾		185	ns	
Enable (ENBL)					
Input threshold			2.8	V	
Input current, I _{IH}	ENBL = 15 V	-10	10	μA	
Input current, I _{II}	ENBL = 0 V	-15	15	μA	
T1					
Current limit	T1 = 0 V	-2	-0.5	mA	
Nominal voltage at T1		2.7	3.3	V	
Minimum T1 delay	T1 = 2.5 V, see ⁽²⁾		80	ns	
T2		I			
Current limit	T2 = 0 V	-2	-0.5	mA	
Nominal voltage at T12		2.7	3.3	V	
Minimum T2 delay	T2 = 2.5 V, see ⁽²⁾		80	ns	
Input (INPUT)	- ,				
Input threshold			2.8	V	
Input current, I _{IH}	ENBL = 15 V	-10	10	μA	
Input current, I _{II}	ENBL = 0 V	-20	20	μΑ	

(1) The parameter is guaranteed to the limit specified by characterization, but not production tested.


(2) T1 and T2 delay is defined as the time between the 50% transition point of AUX (PWR) and the 50% transition point of PWR (AUX) with no capacitive load on either output.

(3) Propagation delays are measured from the 50% point of the input signal to the 50% point of the output signal's transition with no load on outputs.

TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS



- A. T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.
- B. Propagation delay times are measured from the 50% point of the input signal to the 10% point of the output signal's transition with no load on outputs.






Figure 1. Time Relationships



UC1715-SP





Temperature (°C) Figure 6. T2 Deadband vs. Temperature PWR to AUX

UC1715-SP

TEXAS INSTRUMENTS

SLUSAU8 -MAY 2013

www.ti.com




Figure 9. Self-Actuated Sleep Mode With Absence of Input PWM Signal. Wake Up Occurs With First Pulse While Turn-Off is Determined by the (RTO CTO) Time Constant

8



UC1715-SP

SLUSAU8 -MAY 2013






Figure 10. Using the UC1715 as a Complementary Synchronous Rectifier Switch Driver With N-Channel FETs








Figure 12. Typical Forward Converter Topology With Active Reset Provided by the UC1714 Driving N-channel switch (Q1) and P-Channel Auxilliary Switch (Q2)

UC1715-SP

ÈXAS NSTRUMENTS

SLUSAU8 -MAY 2013




Figure 13. Using N-Channel Active Reset Switch With Floating Drive Command



7-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
5962-0052102VFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-0052102VF A UC1715W-SP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1715-SP :

Catalog: UC1715



NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE OPTION ADDENDUM

7-May-2013

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com