Freescale Semiconductor

Data Sheet

Document Number: WCT100XADS Rev. 1.0. 08/2014

Automotive Wireless Transmitter Controller

Features

- Conforms to the latest version WPC "Qi" specification
- Supports wide DC input voltage range of 6 V (limited • duration at Start/Stop operation) to 16 V for automotive battery input
- Supports Foreign Object Detection (FOD) •
- Low-power system standby available using Freescale Touch technology
- Provides free positioning solutions by using WPC A or • B type multi-coil technology
- Uses rail voltage control or phase shift control with • fixed operating frequency to control power transfer to help alleviate automotive system interference
- Supports the key FOB avoidance function •
- Supports the operation frequency dithering technology to eliminate the AM band interference
- Improved EMC performance for automotive • certification
- Supports CAN/LIN/IIC/SCI/SPI interfaces •
- LED for system status indication •
- Over-voltage/current/temperature protection •
- Software based solution to provide maximum design freedom and product differentiation
- AEC-Q100 grade 2 certification
- Dual-mode capable

Applications


- Automotive Wireless Power Transmitter
 - WPC compliant

Overview Description

The WCT100xA is a wireless power transmitter controller that integrates all required functions for WPC "Qi" compliant wireless power transmitter design. The WCT100xA transmitter IC manages the power transfer by receiving commands from the receiver. Receivers are detected by using either standard protocol methods or Freescale touch sensor technology. Once the mobile device is detected, the WCT100xA controls the power transfer by adjusting rail voltage or phase shift of power stage according to message packets sent by mobile device.

To maximize the design freedom and product differentiation, the WCT100xA supports any 5W coil topology capable of supporting WPC Qi-based implementation. In addition, the system supports both WPC and PMA protocols.

The WCT100xA also includes CAN/LIN/IIC/SCI/SPI interfaces, over-voltage/current/temperature protection and FOD method to protect from overheating by misplaced metallic foreign objects. It also handles any system fault and operation status, and provides comprehensive indicator outputs for robust system design.



Wireless Charging System Functional Diagram

© Freescale Semiconductor, Inc., 2014. All rights reserved.



Contents

1	Absolute Maximum Ratings4
1.1	Electrical Operating Ratings4
1.2	Thermal Handling Ratings5
1.3	ESD Handling Ratings5
1.4	Moisture Handling Ratings5
2	Electrical Characteristics
2.1	General Characteristics5
2.2	Device Characteristics
2.3	Thermal Operating Characteristics21
3	Typical Performance Characteristics
3.1	System Efficiency21
3.2	Standby Power22
3.3	Digital Demodulation23
3.4	Foreign Object Detection
4	Device Information
4.1	Functional Block Diagram23
4.2	Product Features Overview
4.3	Pinout Diagram
4.4	Pin Function Description25
4.5	Ordering Information

4.6	Package Outline Drawing
5	Software Library
5.1	Memory Map
5.2	Software Library and API Description36
6	Design Considerations
6.1	Electrical Design Considerations
6.2	PCB Layout Considerations
6.3	Thermal Design Considerations
7	References and Links
7.1	References
7.2	Useful Links

1 Absolute Maximum Ratings

1.1 Electrical Operating Ratings

Table 1. Absolute Maximum Electrical Ratings ($V_{SS} = 0 V$, $V_{SSA} = 0 V$)

Characteristic	Symbol	Notes ¹	Min.	Max.	Unit
Supply Voltage Range	V _{DD}		-0.3	4.0	V
Analog Supply Voltage Range	V _{DDA}		-0.3	4.0	V
ADC High Voltage Reference	V _{REFHx}		-0.3	4.0	V
Voltage difference V_{DD} to V_{DDA}	ΔV_{DD}		-0.3	0.3	V
Voltage difference V_{SS} to V_{SSA}	ΔV_{ss}		-0.3	0.3	V
Digital Input Voltage Range	V _{IN}	Pin Group 1	-0.3	5.5	V
RESET Input Voltage Range	V _{IN_RESET}	Pin Group 2	-0.3	4.0	V
Oscillator Input Voltage Range	V _{osc}	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	V _{INA}	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin $(V_{IN} < V_{SS} - 0.3 V)^{2, 3}$	V _{IC}		-	-5.0	mA
Output clamp current, per pin ⁴	V _{oc}		-	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	I _{Icont}		-25	25	mA
Output Voltage Range (normal push-pull mode)	V _{OUT}	Pin Group 1,2	-0.3	4.0	V
Output Voltage Range (open drain mode)	V _{OUTOD}	Pin Group 1	-0.3	5.5	V
RESET Output Voltage Range	V _{OUTOD_RESET}	Pin Group 2	-0.3	4.0	V
DAC Output Voltage Range	V _{OUT_DAC}	Pin Group 5	-0.3	4.0	V
Ambient Temperature	T _A		-40	105	°C
Storage Temperature Range	T _{STG}		-55	150	°C

1. Default Mode:

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Continuous clamp current.
- 3. All 5 volt tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD} . If VIN greater than VDIO_MIN (= V_{SS} –0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required.
- 4. I/O is configured as push-pull mode.

1.2 Thermal Handling Ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	-	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD Handling Ratings

Table 3. ESD Handling Ratings

Characteristic ¹	Min.	Max.	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I _{LAT})	-100	+100	mA

1. Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

1.4 Moisture Handling Ratings

Table 4. Moisture Handling Ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	1	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

2 Electrical Characteristics

2.1 General Characteristics

Table 5. General Electrical Characteristics

Recommended Operating Conditions ($V_{REFLx} = 0 V$, $V_{SSA} = 0 V$, $V_{SS} = 0 V$)							
Characteristic	Symbol	Notes	Min.	Тур.	Max.	Unit	Test Conditions
Supply Voltage ²	V _{DD} ,V _{DDA}		2.7	3.3	3.6	V	-

ADC (Cyclic) Reference Voltage High	V _{refha} V _{refhb}		3.0		V _{DDA}	V	-
ADC (SAR) Reference Voltage High	VREFHC	3	2.0		V _{DDA}	V	
Voltage difference V_{DD} to V_{DDA}	ΔV_{DD}		-0.1	0	0.1	V	-
Voltage difference V_{SS} to V_{SSA}	ΔV_{ss}		-0.1	0	0.1	V	-
Input Voltage High (digital inputs)	ViH	1 (Pin Group 1)	$0.7 \times V_{DD}$		5.5	V	-
RESET Voltage High	V _{IH_RESET}	1 (Pin Group 2)	$0.7 \times V_{DD}$	-	V _{DD}	V	-
Input Voltage Low (digital inputs)	VIL	1 (Pin Group 1,2)			$0.35 \times V_{DD}$	V	-
Oscillator Input Voltage High XTAL driven by an external clock source	V _{IHOSC}	1 (Pin Group 4)	2.0		V _{DD} + 0.3	V	-
Oscillator Input Voltage Low	VILOSC	1 (Pin Group 4)	-0.3		0.8	V	-
Output Source Current High (at V _{OH} min.) ^{4,5} • Programmed for low drive strength • Programmed for high drive strength	I _{OH}	1 (Pin Group 1) 1 (Pin Group 1)	-		-2 -9	mA	-
Output Source Current Low (at V _{OL} max.) ^{4,5} • Programmed for low drive strength • Programmed for high drive strength	I _{OL}	1 (Pin Group 1,2) 1 (Pin Group 1,2)	-		2 9	mA	-
Output Voltage High	V _{OH}	1 (Pin Group 1)	V _{DD} - 0.5	-	-	V	$I_{OH} = I_{OHmax}$
Output Voltage Low	V _{OL}	1 (Pin Group 1,2)	-	-	0.5	V	$I_{OL} = I_{OLmax}$
Digital Input Current High		1 (Pin Group 1)					V _{IN} = 2.4 V to 5.5 V
pull-up enabled or disabled	I _{IH}	1 (Pin Group 2)	-	0	+/-2.5	μA	$V_{IN} = 2.4 V$ to V_{DD}
Comparator Input Current High	I _{IHC}	1 (Pin Group 3)		0	+/-2	μA	$V_{IN} = V_{DDA}$
Oscillator Input Current High	I _{IHOSC}	1 (Pin Group 4)	-	0	+/-2	μA	$V_{\rm IN} = V_{\rm DDA}$

Internal Pull-Up Resistance	R _{Pull-Up}		20	-	50	kΩ	-
Internal Pull-Down Resistance	$R_{Pull-Down}$		20	-	50	kΩ	-
Comparator Input Current Low	l _{ILC}	1 (Pin Group 3)	-	0	+/-2	μΑ	$V_{IN} = 0V$
Oscillator Input Current Low	I _{ILOSC}	1 (Pin Group 4)	-	0	+/-2	μA	$V_{IN} = 0V$
DAC Output Voltage Range	V _{DAC}	1 (Pin Group 5)	V _{SSA} + 0.04	-	V _{DDA} - 0.04	V	$\begin{array}{l} R_{\text{LD}}=3\ \text{k}\Omega,\\ C_{\text{LD}}=400\\ \text{pF} \end{array}$
Output Current ¹ High Impedance State	I _{OZ}	1 (Pin Group 1,2)	-	0	+/-1	μΑ	-
Schmitt Trigger Input Hysteresis	V _{HYS}	1 (Pin Group 1,2)	$0.06 \times V_{DD}$	-	-	v	-
Input capacitance	C _{IN}		-	10	-	pF	-
Output capacitance	Cout		-	10	-	pF	-
GPIO pin interrupt pulse width ⁶	$T_{INT_{Pulse}}$	7	1.5	-	-	Bus clock	-
Port rise and fall time (high drive strength). Slew disabled.	$T_{\text{Port}_\text{H}_\text{DIS}}$	8	5.5	-	15.1	ns	2.7 ≤ VDD ≤ 3.6 V
Port rise and fall time (high drive strength). Slew enabled.	T _{Port_H_EN}	8	1.5	-	6.8	ns	2.7 ≤ VDD ≤ 3.6 V
Port rise and fall time (low drive strength). Slew disabled.	T _{Port_L_DIS}	9	8.2	-	17.8	ns	2.7 ≤ VDD ≤ 3.6 V
Port rise and fall time (low drive strength). Slew enabled.	T _{Port_L_EN}	9	3.2	-	9.2	ns	2.7 ≤ VDD ≤ 3.6 V
Device (system and core) clock frequency	f _{SYSCLK}		0	-	100	MHz	-
Bus clock	f _{BUS}	10	-	-	50/100	MHz	-

1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. ADC (Cyclic) specifications are not guaranteed when VDDA is below 3.0 V.
- 3. ADC (SAR) is only on WCT1003A device.
- 4. Total chip source or sink current cannot exceed 75 mA.
- 5. Contiguous pin DC injection current of regional limit—including sum of negative injection currents or sum of positive injection currents of 16 contiguous pins—is 25 mA.
- 6. Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIOn_IPOLR and GPIOn_IENR.
- 7. The greater synchronous and asynchronous timing must be met.

- 8. 75 pF load
- 9. 15 pF load
- 10. WCT1001A only supports the maximum bus clock of 50 MHz, and WCT1003A supports 100 MHz maximum bus clock.

2.2 Device Characteristics

Table 6. General Device Characteristics

Power Mode Transition Behavior									
Symbol	Description	Min.	Max.	Unit	Notes				
T _{POR}	After a POR event, the amount of delay from when VDD reaches 2.7 V to when the first instruction executes (over the operating temperature range).	199	225	μs					
T _{S2R}	STOP mode to RUN mode	6.79	7.29	μs	1				
T _{LPS2LPR}	LPS mode to LPRUN mode	240	551	μs	2				
T _{VLPS2VLPR}	VLPS mode to VLPRUN mode	1424	1500	μs	4				
T _{W2R}	WAIT mode to RUN mode	0.57	0.62	μs	3				
T _{LPW2LPR}	LPWAIT mode to LPRUN mode	237.2	554	μs	2				
T _{VLPW2VLPR}	VLPWAIT mode to VLPRUN mode	1413	1500	μs	4				

Power Consumption Operating Behaviors

Mode			Typical at 3.3	Natas	
Mode	Conditions	Max. Frequency	I _{DD}	I _{DDA}	Notes
RUN1	100 MHz core clock, 50 MHz peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6-bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	100 MHz	35.58 mA/-	9.08 mA/-	5

	T				
RUN2	50 MHz/100 MHz ⁵ core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, continuous MAC instructions with fetches from program Flash, all peripheral modules enabled, TMRs and SCIs using 1× peripheral clock, NanoEdge within eFlexPWM using 2× peripheral clock, ADC/DAC (only one 12-bit DAC and all 6-bit DACs) powered on and clocked, comparator powered on, all ports configured as inputs with input low and no DC loads	50 MHz/100 25.62 mA/63.7 MHz ⁵ mA		9.07 mA/16.7 mA	5
WAIT	50 MHz/100 MHz ⁵ core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered on, core in WAIT state, all peripheral modules enabled, TMRs and SCIs using 1× clock, NanoEdge within eFlexPWM using 2× clock, ADC/DAC (one 12-bit DAC, all 6-bit DACs)/comparator powered off, all ports configured as inputs with input low and no DC loads	50 MHz/100 22.0 mA/43.5 MHz ⁵ mA		7.93 mA/13.58 μA	5
STOP	4 MHz core and peripheral clock, regulators are in full regulation, relaxation oscillator on, PLL powered off, core in STOP state, all peripheral module and core clocks are off, ADC/DAC/Comparator powered off, all ports configured as inputs with input low and no DC loads	4 MHz	5.58 mA/9.19 mA	1.77 uA/13.20 uA	5
LPRUN	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, repeat NOP instructions, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, simple loop with running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	2 MHz	2.39 mA/1.86 mA	0.82 mA/3.33 mA	5
LPWAIT	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, all peripheral modules enabled, except NanoEdge within eFlexPWM and cyclic ADCs, one 12-bit DAC and all 6-bit DACs enabled, core in WAIT mode, all ports configured as inputs with input low and no DC loads	2 MHz	2.37 mA/1.83 mA	0.81 mA/2.67 mA	5

V _{POR_A}	POR Assert Voltage ⁸	-	2.0	_	V
Symbol	Characteristic	Min.	Тур.	Max.	Unit
PMC Low-Volt	age Detection (LVD) and Power-On Reset (POR) Parameters			
tıF	Delay from Interrupt Assertion to Fetch of first instruction (exiting STOP mode)	361.3	570.9	ns	
t _{RDA}	RESET deassertion to First Address Fetch	865 × T _{OSC} + 8 × T _{SYSCLK}	-	ns	7
t _{RA}	Minimum RESET Assertion Duration	16	-	ns	6
Symbol	Characteristic	Min.	Max.	Unit	Note
Reset and Inte	errupt Timing				
VLPSTOP	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.43 mA/0.56 mA	0.93 uA/10.58 uA	5
VLPWAIT	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, all peripheral modules, except COP, disabled and clocks gated off, core in WAIT mode, all ports configured as inputs with input low and no DC loads	200 kHz	0.46 mA/0.56 mA	0.95 uA/12.02 uA	5
VLPRUN	32 kHz core and peripheral clock from a 64 kHz external clock source, oscillator in power down, all relaxation oscillators disabled, large regulator is in standby, small regulator is disabled, PLL disabled, repeat NOP instructions, all peripheral modules, except COP and EWM, disabled and clocks gated off, simple loop running from platform instruction buffer, all ports configured as inputs with input low and no DC loads	200 kHz	0.48 mA/0.57 mA	0.96 uA/13.04 uA	5
LPSTOP	200 kHz core and peripheral clock from relaxation oscillator's low speed clock, relaxation oscillator in standby mode, regulators are in standby, PLL disabled, only PITs and COP enabled, other peripheral modules disabled and clocks gated off, core in STOP mode, all ports configured as inputs with input low and no DC loads	2 MHz	0.99 mA/1.07 mA	0.97 uA/13.13 uA	5

V _{POR_R}	POR Release Voltage ⁹	-	2.7	-	V
V _{LVI_2p7}	LVI_2p7 Threshold Voltage	-	2.73	-	V
V _{LVI_2p2}	LVI_2p2 Threshold Voltage	-	2.23	-	V
JTAG Timing					1
Symbol	Description	Min.	Max.	Unit	Notes
f _{OP}	TCK frequency of operation	DC	f _{SYSCLK} /8 (16)	MHz	10
t _{PW}	TCK clock pulse width	50	-	ns	
t _{DS}	TMS, TDI data set-up time	5	-	ns	
t _{DH}	TMS, TDI data hold time	5	-	ns	
t _{DV}	TCK low to TDO data valid	-	30	ns	
t _{TS}	TCK low to TDO tri-state	-	30	ns	
-	2 V Parameters			110	
Symbol	Characteristic	Min.	Тур.	Max.	Unit
V _{CAP}	Output Voltage ¹¹	-	1.22	-	V
I _{SS}	Short Circuit Current ¹²	-	600	-	mA
T _{RSC}	Short Circuit Tolerance (V _{CAP} shorted to ground)	-	-	30	Mins
V _{REF}	Reference Voltage (after trim)	-	1.21	-	V
External Cloc	k Timing				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
f _{OSC}	Frequency of operation (external clock driver)	-	-	50	MHz
t _{PW}	Clock pulse width ¹³	8			ns
t _{rise}	External clock input rise time ¹⁴	-	-	1	ns
t _{fall}	External clock input fall time ¹⁵	-	-	1	ns
V _{ih}	Input high voltage overdrive by an external clock	$0.85 \times V_{DD}$	-	-	V
V _{il}	Input low voltage overdrive by an external clock	-	-	$0.3 \times V_{DD}$	V
Phase-Locke	d Loop (PLL) Timing				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
f _{Ref_PLL}	PLL input reference frequency ¹⁶	8	8	16	MHz
f _{OP_PLL}	PLL output frequency ¹⁷	200/240	-	400	MHz
t_{Lock_PLL}	PLL lock time ¹⁸	35.5	-	73.2	μs
t _{DC_PLL}	Allowed Duty Cycle of input reference	40	50	60	%

Symbol	Characteristic	Min.	Тур.	Max.	Unit
f _{XOSC}	Frequency of operation	4	8	16	MHz
Relaxation Os	cillator Electrical Specifications				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
	8 MHz Output Frequency ²⁰ RUN Mode	7.04		0.40	N4LL-
f _{ROSC 8M}	• 0 °C to 105 °C	7.84	8	8.16	MHz
TRUSC_8M	 -40 °C to 105 °C Standby Mode (IRC trimmed @ 8 MHz) 	7.76	8	8.24	MHz
	• -40 °C to 105 °C	266.8	402	554.3	kHz
fROSC_8M_Delta	 8 MHz Frequency Variation RUN Mode Due to temperature 0 °C to 105 °C -40 °C to 105 °C 	-	+/-1.5 +/-1.5	+/-2 +/-3	% %
f _{ROSC_200k/32k} 19, 20	200 kHz/32 kHz Output Frequency ^{19,21} RUN Mode • -40 °C to 105 °C	194/30.1	200/32	206/33.9	kHz
f _{ROSC_200k/32k_D} 19,20 elta	200 kHz/32 kHz Output Frequency Variation ^{19,21} RUN Mode Due to temperature • 0 °C to 85 °C • -40 °C to 105 °C ²²	-	+/-1.5 +/-1.5 (2.5)	+/-2 +/-3 (4)	%
t _{Stab}	Stabilization Time • 8 MHz output ²³ • 200 kHz/32 kHz output ^{19,24}	-	0.12 10/14.4	0.4 -/16.2	μs μs
t _{DC_ROSC}	Output Duty Cycle	48	50	52	%
Flash Specific	ations				
Symbol	Description	Min.	Тур.	Max.	Unit
t _{hvpgm4}	Longword Program high-voltage time	-	7.5	18	μs
t _{hversscr}	Sector Erase high-voltage time ²⁵	-	13	113	ms
t _{hversall}	Erase All high-voltage time ^{25,26}	-	52	452	ms
t _{hversblk32k}	Erase Block high-voltage time for 32 KB ^{25,27}	-	52	452	ms
t _{hversblk256k}	Erase Block high-voltage time for 256 KB ^{25,27}	-	104	904	ms
t _{rd1sec1k/2k}	Read 1s Section execution time (flash sector) ²⁸	-	-	60	μs

t _{rd1blk32k} t _{rd1blk256k}	Read 1s Block execution time ²⁷ 32 KB FlexNVM 256 KB program Flash 	-	-	0.5 1.7	ms ms
t _{pgmchk}	Program Check execution time ²⁸	-	-	45	μs
t _{rdrsrc}	Read Resource execution time ²⁸	-	-	30	μs
t _{pgm4}	Program Longword execution time	-	65	145	μs
t _{ersscr}	Erase Flash Sector execution time ²⁹	-	14	114	ms
t _{ersblk32k}	Erase Flash Block execution time ^{27,29} 32 KB FlexNVM 256 KB program Flash 	-	55 122	465 985	ms ms
tpgmsec512p tpgmsec512n tpgmsec1kp tpgmsec1kn	Program Section execution time ²⁷ • 512 B program Flash • 512 B FlexNVM • 1 KB program Flash • 1 KB FlexNVM	- - - -	2.4 4.7 4.7 9.3	- - -	ms ms ms ms
t _{rd1all}	Read 1s All Blocks execution time	-	-	0.9/1.8 ³⁰	ms
t _{rdonce}	Read Once execution time ²⁸	-	-	25	μs
tpgmonce	Program Once execution time	-	65	-	μs
t _{ersall}	Erase All Blocks execution time ²⁹	-	70/175 ³⁰	575/1500 ³⁰	ms
\mathbf{t}_{vfykey}	Verify Backdoor Access Key execution time ²⁸	-	-	30	μs
tpgmpart32k	Program Partition for EEPROM execution time for 32 KB FlexNVM ²⁷	-	70	-	ms
t _{setramff} t _{setram8k} t _{setram32k}	Set FlexRAM Function execution time ²⁷ Control Code 0xFF 8 KB EEPROM backup 32 KB EEPROM backup 	-	50 0.3 0.7	- 0.5 1.0	µs ms ms
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time ^{27,31}	-	175	260	μs
t _{eewr8b8k} t _{eewr8b16k} t _{eewr8b32k}	Byte-write to FlexRAM execution time ²⁷ 8 KB EEPROM backup 16 KB EEPROM backup 32 KB EEPROM backup 	-	340 385 475	1700 1800 2000	μs μs μs
t _{eewr16bers}	Word-write to erased FlexRAM location execution time ²⁷	-	175	260	μs
t _{eewr16b8k} t _{eewr16b16k} t _{eewr16b32k}	Word-write to FlexRAM execution time ²⁷ 8 KB EEPROM backup 16 KB EEPROM backup 32 KB EEPROM backup 	- - -	340 385 475	1700 1800 2000	μs μs μs
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time ²⁷	-	360	540	μs

	Longword-write to FlexRAM execution time ²⁷				
t _{eewr32b8k}	8 KB EEPROM backup	-	545	1950	μs
t _{eewr32b16k}	16 KB EEPROM backup	-	630	2050	μs
t _{eewr32b32k}	32 KB EEPROM backup	-	810	2250	μs
t _{flashret10k}	Data retention after up to 10 K cycles	5	50 ³²	-	years
t _{flashret1k}	Data retention after up to 1 K cycles	20	100 ³²	-	years
n _{flashcyc}	Cycling endurance ³³	10 K	50 K ³²	-	cycles
t _{eeret100}	Data retention up to 100% of write endurance ²⁷	5	50 ³²	-	years
t _{eeret10}	Data retention up to 10% of write endurance ²⁷	20	100 ³²	-	years
N _{eewr16}	Write endurance ^{27,34} • EEPROM backup to FlexRAM ratio = 16	35 K	175 K	-	writes
N _{eewr128}	• EEPROM backup to FlexRAM ratio = 128	315 K	1.6 M	-	writes
n _{eewr512}	• EEPROM backup to FlexRAM ratio = 512	1.27 M	6.4 M	-	writes
N _{eewr4k}	• EEPROM backup to FlexRAM ratio = 4096	10 M	10 M 50 M		writes
N _{eewr8k}	EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	-	writes
12-bit Cyclic	ADC Electrical Specifications				
Symbol	Characteristic	Min.	Тур.	Max.	Unit
V _{DDA}	Supply voltage ³⁵	3.0	3.3	3.6	V
V _{REFHX}	V _{REFH} supply voltage ³⁶	V _{DDA} - 0.6		V _{DDA}	V
f _{ADCCLK}	ADC conversion clock ³⁷	0.1/0.6	-	10/20	MHz
R _{ADC}	Conversion range ³⁸ Fully differential²⁶ Single-ended/unipolar 	-(V _{refh} - V _{refl}) V _{refl}	-	V _{refh} - V _{refl} V _{refh}	V V
	Input voltage range (per input) ³⁹				
VADCIN	External Reference	V _{REFL}	-	V _{REFH}	V
	Internal Reference	V _{SSA}	-	V _{DDA}	V
t _{ADC}	Conversion time ⁴⁰	-	8/6	-	t _{ADCCLK}
t _{ADCPU}	ADC power-up time (from adc_pdn)	-	13	-	t _{ADCCLK}

				1	r
	ADC RUN current (per ADC block) ²⁶	-	1.8	-	mA
	ADC RUN current (per ADC block) ²⁷				
	• at 600 kHz ADC clock, LP mode	-	1	-	mA
I ADCRUN	• \leqslant 8.33 MHz ADC clock, 00 mode	-	5.7	-	mA
	• \leq 12.5 MHz ADC clock, 01 mode	-	10.5	-	mA
	• \leq 16.67 MHz ADC clock, 10 mode	-	17.7	-	mA
	• \leq 20 MHz ADC clock, 11 mode	-	22.6	-	mA
IADPWRDWN	ADC power down current (adc_pdn enabled) ⁴¹	-	0.1/0.02	-	μA
I _{VREFH}	V _{REFH} current (in external mode) ⁴²	-	190/0.001	-	μA
INLADC	Integral non-linearity ⁴³	-	+/- 1.5 (3)	+/- 2.2 (5)	LSB ⁴⁴
DNLADC	Differential non-linearity ⁴³	-	+/- 0.5 (0.6)	+/- 0.8 (0.9)	LSB ⁴⁴
	Offset ⁴⁵				
VOFFSET	• Fully differential ²⁶	-	+/- 8	-	mV
UTIOLI	 Single ended/Unipolar⁴⁶ 	-	+/- 12 (13.7)	-	mV
					-
Egain	Gain Error	-	0.996 to 1.004 ²⁶	0.99 to 1.01	-
		-	0.994 to 1.004 ²⁷		
ENOB	Effective number of bits ⁴⁷	-	10.6/9.5 -		bits
I _{INJ}	Input injection current ⁴⁸	-	- +/-3		mA
C _{ADCI}			4.8/1.4		pF
	Input sampling capacitance ⁴⁹	-	4.0/1.4	-	PΓ
16-bit SAR AI	DC Electrical Specifications ²⁷			1	1
Symbol	Characteristic	Min.	Typ . ⁵⁰	Max.	Unit
V _{DDA}	Supply voltage	2.7	-	3.6	V
$\Delta \; V_{\text{DDA}}$	Supply voltage delta to V_{DD}	- 0.1	0	+ 0.1	V
ΔV_SSA	Supply voltage delta to V _{SS}	- 0.1	0	+ 0.1	V
V _{REFH}	ADC reference voltage high	V _{DDA}	V _{DDA}	V _{DDA}	V
V _{REFL}	ADC reference voltage low	V _{SSA}	V _{SSA}	V _{SSA}	V
V _{ADIN}	Input voltage range	V _{SSA}		V _{DDA}	V
V ADIN		V SSA	-	V DDA	v
	Input capacitance				_
	• 16-bit mode	-	8	10	pF
	• 8-/10-/12-bit mode	-	4	5	pF
R _{ADIN}	Input resistance	-	2	5	kΩ
	ADC conversion clock frequency ⁵¹				
f _{ADCK}	16-bit mode	2	-	12	MHz
	• 8-/10-/12-bit mode	1	-	18	MHz
	ADC conversion rate without ADC				
C _{rate}	hardware averaging	37.037	_	461.467	ksps
	 16-bit mode 8 (10) (12) bit mode 	20.000	-	818.330	ksps
	• 8-/10-/12-bit mode	20.000	_	010.000	Nopo

I _{DDA_ADC}	Supply current ⁵²	-	-	1.7	mA
	ADC asynchronous clock source • ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz
f _{ADACK}	 ADLPC = 1, ADHSC = 0 ADLPC = 1, ADHSC = 1 	3.0	4.0	7.3	MHz
ADACK	• ADLPC = 0 , ADHSC = 1	2.4	5.2	6.1	MHz
	• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz
	Integral non-linearity ⁵⁴			-	
INII	16-bit mode	-	+/- 7.0	- 2.7 to +	LSB ⁵³
INL _{AD}	12-bit mode	-	+/- 1.0	1.9	LSB ⁵³
	• < 12-bit modes	-	+/- 0.5	- 0.7 to + 0.5	LSB ⁵³
	Differential non-linearity ⁵⁴				
	• 16-bit mode	-	- 1.0 to + 4.0	-	LSB ⁵³
DINLAD	• 12-bit mode	-	+/- 0.7	-	LSB ⁵³
	• < 12-bit modes	-	+/- 0.2	- 0.3 to + 0.5	LSB ⁵³
-	Full-scale error $(V_{ADIN} = V_{DDA})^{54}$			5.4	LSB ⁵³
E _{FS}	• 12-bit mode	-	- 4 - 1.4	- 5.4	LSB LSB ⁵³
	• < 12-bit modes	-	- 1.4	- 1.8	LOD
	Quantization error				50
Eq	16-bit mode	-	- 1 to 0	-	LSB ⁵³
	12-bit mode	-	-	+/- 0.5	LSB ⁵³
	Effective number of bits ⁵⁵				
	16-bit single-ended mode				
	• Avg = 32	12.2	13.9	-	bits
ENOB	• Avg = 4	11.4	13.1	-	bits
	12-bit single-ended mode	_	10.8	_	bits
	• Avg = 32	-	10.0	_	bits
	• Avg = 4		10.2		5110
Stemp	Temp sensor slope under -40 °C to 105 °C	-	1.715	-	mV/°C
V _{TEMP25}	Temp sensor voltage ⁵⁶ at 25 °C	-	722	-	mV
12-bit DAC E	ectrical Specifications		1	1	1
Symbol	Characteristic	Min.	Тур.	Max.	Unit
t SETTLE	Settling time 57 under R_{LD} = 3 k Ω,C_{LD} = 400 pF	-	1	-	μs
t _{dacpu}	DAC power-up time (from PWRDWN release to valid DACOUT)	-	-	11	μs
INL _{DAC}	Integral non-linearity ⁵⁹	-	+/- 3	+/- 4	LSB ⁵⁸
DNLDAC	Differential non-linearity ⁵⁹	-	+/- 0.8	+/- 0.9	LSB ⁵⁸

MON _{DAC}	Monotonicity (> 6 sigma monotonicity, < 3.4 ppm non-monotonicity)		Guaranteed		-			
VOFFSET	Offset error ⁵⁹ (5% to 95% of full range)	-	+/- 25	+/- 43	mV			
Egain	Gain error ⁵⁹ (5% to 95% of full range)	-	+/- 0.5	+/- 1.5	%			
Vout	Output voltage range	V _{SSA} + 0.04	-	V _{DDA} - 0.04	V			
SNR	Signal-to-noise ratio	-	85	-	dB			
ENOB	Effective number of bits	-	11	-	bits			
Comparator a	and 6-bit DAC Electrical Specifications							
Symbol	Description	Min.	Тур.	Max.	Unit			
V _{DD}	Supply voltage	2.7	-	3.6	V			
I _{DDHS}	Supply current, High-speed mode(EN=1, PMODE=1) ⁶⁰	-	300/-	-/200	μA			
I _{DDLS}	Supply current, Low-speed mode(EN=1, PMODE=0) ⁶⁰	-	36/-	-/20	μA			
V _{AIN}	Analog input voltage	V _{ss} - 0.3	-	V _{DD}	V			
V _{AIO}	Analog input offset voltage	-			mV			
V _H	Analog comparator hysteresis ⁶¹ CR0[HYSTCTR]=00 CR0[HYSTCTR]=01 CR0[HYSTCTR]=10 CR0[HYSTCTR]=144 	CR0[HYSTCTR]=00 CR0[HYSTCTR]=01	- 5 - 25/10 - 55/20		- 25/10 48 - 55/20 105	25/10	13 48 105 148	m\ m\ m\
VCMPOh	Output high	V _{DD} - 0.5		-	mV V			
VCMPON	Output low	-		0.5	V			
tDHS	Propagation delay, high-speed mode(EN=1, PMODE=1) ⁶²	-		50	ns			
t _{DLS}	Propagation delay, low-speed mode(EN=1, PMODE=0) ⁶²	-	-	200	ns			
t _{DInit}	Analog comparator initialization delay ⁶³	-	40	-	μs			
I _{DAC6b}	6-bit DAC current adder (enabled)	-	7	-	μA			
R _{DAC6b}	6-bit DAC reference inputs	V _{DDA}	-	V _{DD}	V			
INL _{DAC6b}	6-bit DAC integral non-linearity	-0.5	-	0.5	LSB			
DNL _{DAC6b}	6-bit DAC differential non-linearity	-0.3	-	0.3	LSB			
PWM Timing	Parameters							
Symbol	Characteristic	Min.	Тур.	Max.	Uni			
f _{PWM}	PWM clock frequency	-	100	-	MHz			

SPWMNEP	NanoEdge Placement (NEP) step size ^{65,66}	-	3	12	-	ps
t _{DFLT}	Delay for fault input activating to PWM output deactivated	1 -		-	-	ns
t _{PWMPU}	Power-up time ⁶⁷	-	2	25	-	μs
Quad Timer T	iming					
Symbol	Characteristic	Min.	М	ax.	Unit	Notes
P _{IN}	Timer input period	2T _{timer} + 6		-	ns	68
PINHL	Timer input high/low period	1T _{timer} + 3		-	ns	68
POUT	Timer output period	2T _{timer} - 2		-	ns	68
POUTHL	Timer output high/low period	1T _{timer} - 2		-	ns	68
QSPI Timing ⁶	9					
Symbol	Characteristic	Min		I	Max.	Unit
Symbol	Characteristic	Master	Slave	Maste	r Slave	Unit
t _C	Cycle time	60/35	60/35	-	-	ns
t _{ELD}	Enable lead time	-	20/17.5	-	-	ns
t _{ELG}	Enable lag time	-	20/17.5	-	-	ns
t _{CH}	Clock (SCLK) high time	28/16.6	28/16.6	-	-	ns
t _{CL}	Clock (SCLK) low time	28/16.6	28/16.6	-	-	ns
t _{DS}	Data set-up time required for inputs	20/16.5	1	-	-	ns
t _{DH}	Data hold time required for inputs	1	3	-	-	ns
t _A	Access time (time to data active from high-impedance state)		5		-	ns
t _D	Disable time (hold time to high-impedance state)		5		-	ns
t _{DV}	Data valid for outputs	-	-	-/5	-/15	ns
t _{DI}	Data invalid	0	0	-	-	ns
t _R	Rise time	-	-	1	1	ns
t _F	Fall time	-	-	1	1	ns
QSCI Timing						
Symbol	Characteristic	Min.	М	ax.	Unit	Notes
BR _{SCI}	Baud rate	-	(f _{MAX_} s	_{SCI} /16)	Mbit/s	70
PW _{RXD}	RXD pulse width	0.965/BR _{SCI} 1.04/BI		BR _{SCI}	ns	
PW _{TXD}	TXD pulse width	0.965/BR _{SCI}	1.04/	BR _{SCI}	ns	
	LIN Sla	ve Mode				
F _{TOL_UNSYNCH}	Deviation of slave node clock from nominal clock rate before synchronization	- 14	1	4	%	
F _{TOL_SYNCH}	Deviation of slave node clock relative to the master node clock after synchronization	- 2	-2 2		%	

T _{BREAK}	Minimum break character length	13		-		ater node t periods	
I BREAK	Minimum break character length	11		11 -		Slave node bit periods	
CAN Timing							
Symbol	Characteristic	Min		Max.		Unit	Notes
BR _{CAN}	Baud rate	-		1		Mbit/s	
TWAKEUP	CAN Wakeup dominant pulse filtered	-		1.5/2		μs	71
TWAKEUP	CAN Wakeup dominant pulse pass	5		-		μs	
IIC Timing							
0		Min.		Max.			
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit	Notes
f _{SCL}	SCL clock frequency	0	100	0	400	kHz	
t _{hd_sta}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4	-	0.6	-	μs	
t _{SCL_LOW}	LOW period of the SCL clock	4.7	-	1.3	-	μs	
t _{SCL_HIGH}	HIGH period of the SCL clock	4	-	0.6	-	μs	
t _{SU_STA}	Set-up time for a repeated START condition	4.7	-	0.6	-	μs	
t _{HD_DAT}	Data hold time for IIC bus devices	0 ⁷²	3.45 ⁷³	0 ⁷⁴	0.9 ⁷²	μs	
t _{SU_DAT}	Data set-up time	250 ⁷⁵	-	100 ⁷⁶	-	ns	73
tr	Rise time of SDA and SCL signals	-	1000	20 + 0.1C _b	300	ns	77
t _f	Fall time of SDA and SCL signals	-	300	20 + 0.1Cb	300	ns	76
t _{SU_STOP}	Set-up time for STOP condition	4	-	0.6	-	μs	
t _{BUS_Free}	Bus free time between STOP and START condition	4.7	-	1.3	-	μs	
t _{SP}	Pulse width of spikes that must be suppressed by the input filter	N/A	N/A	0	50	ns	

1. CPU clock = 4 MHz and System running from 8 MHz IRC Applicable to all wakeup times: Wakeup times (in 1,2,3,4) are measured from GPIO toggle for wakeup till GPIO toggle at the wakeup interrupt subroutine from respective stop/wait mode.

2. CPU clock = 200 kHz and 8 MHz IRC on standby. Exit via interrupt on Port C GPIO.

3. Clock configuration: CPU and system clocks= 100 MHz; Bus Clock = 50 MHz. Exit via an interrupt on PortC GPIO.

4. Using 64 KHz external clock; CPU Clock = 32 KHz. Exit via an interrupt on PortC GPIO.

5. WCT1001A supports maximum 100 MHz CPU clock and 50 MHz peripheral bus clock, maximum 100 MHz CPU and peripheral bus clock for WCT1003A. In total, WCT1003A has higher power consumption than WCT1001A in the same operating mode. For the current consumption data, the former is for WCT1001A, and the latter for WCT1003A.

6. If the RESET pin filter is enabled by setting the RST_FLT bit in the SIM_CTRL register to 1, the minimum pulse assertion must be greater than 21 ns.

7. TOSC means oscillator clock cycle; TSYSCLK means system clock cycle.

8. During 3.3 V VDD power supply ramp down.

9. During 3.3 V VDD power supply ramp up (gated by LVI_2p7).

10. The maximum TCK operation frequency is $f_{SYSCLK}/8$ for WCT1001A, $f_{SYSCLK}/16$ for WCT1003A.

11. Value is after trim.

- 12. Guaranteed by design.
- 13. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- 14. External clock input rise time is measured from 10% to 90%.
- 15. External clock input fall time is measured from 90% to 10%.
- 16. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.
- 17. The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must be set to 400 MHz. And the minimum PLL output frequency is 200 MHz for WCT1001A, 240 MHz for WCT1003A.
- 18. This is the time required after the PLL is enabled to ensure reliable operation.
- 19. 200 kHz internal RC oscillator is on WCT1001A, 32 kHz internal RC oscillator on WCT1003A.
- 20. Frequency after application of 8 MHz trimmed.
- 21. Frequency after application of 200 kHz/32 kHz trimmed.
- 22. Typical +/-1.5%, maximum +/-3% frequency variation for 200 kHz internal RC oscillator, and typical +/-2.5%, maximum +/-4% frequency variation for 32 kHz internal RC oscillator.
- 23. Standby to run mode transition.
- 24. Power down to run mode transition. Typical 10 µS stabilization time for 200 kHz internal RC oscillator, and 14.4 µS stabilization time for 32 kHz internal RC oscillator.
- 25. Maximum time based on expectations at cycling end-of-life.
- 26. The specification is only for WCT1001A.
- 27. The specification is only for WCT1003A.
- 28. Assumes 25 MHz flash clock frequency.
- 29. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 30. All blocks size is 64 KB on WCT1001A, 256 KB on WCT1003A. Longer all blocks command operation time for WCT1003A.
- 31. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.
- 32. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 33. Cycling endurance represents number of program/erase cycles at -40°C \leq Tj \leq 125°C.
- 34. Write endurance represents the number of writes to each FlexRAM location at -40°C ≤ Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.
- 35. The ADC functions up to VDDA = 2.7 V. When VDDA is below 3.0 V, ADC specifications are not guaranteed.
- 36. When the input is at the V_{REFL} level, the resulting output will be all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the V_{REFH} level the output will be all ones (hex FFF), minus any error contribution due to offset and gain error.
- 37. ADC clock duty cycle is 45% ~ 55%. WCT1001A only supports the maximum ADC clock of 10 MHz and minimum ADC clock of 0.1 MHz, and WCT1003A supports 20 MHz maximum ADC clock and 0.6 MHz minimum ADC clock.
- 38. Conversion range is defined for x1 gain setting. For x2 and x4 the range is 1/2 and 1/4, respectively.
- 39. In unipolar mode, positive input must be ensured to be always greater than negative input.
- 40. For WCT1001A, the first conversion takes 10 clock cycles, 8 clock cycles for the subsequent conversion; On WCT1003A, 8.5 clock cycles for the first conversion, 6 clock cycles for the subsequent conversion.
- 41. For WCT1001A, the power down current of ADC is 0.1 μ A, and 0.02 μ A for WCT1003A.
- 42. For WCT1001A, the V_{REFH} current of ADC is 190 μA , and 0.001 μA for WCT1003A.
- 43. INL_{ADC}/DNL_{ADC} is measured from VADCIN = VREFL to VADCIN = VREFH using Histogram method at x1 gain setting. On WCT1001A, typical value is +/- 1.5 LSB, and maximum value +/- 2.2 LSB for INL_{ADC}; typical value is +/- 0.5 LSB, and maximum value +/- 0.8 LSB for DNL_{ADC}. On WCT1003A, typical value is +/- 3 LSB, and maximum value +/- 5 LSB for INL_{ADC}; typical value is +/- 0.6 LSB, and maximum value +/- 1 LSB for DNL_{ADC}.
- 44. Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 gain setting.
- 45. Any off-channel with 50 kHz full-scale input to the channel being sampled with DC input (isolation crosstalk).
- 46. Typical +/- 12 mV offset for WCT1001A, +/- 13.7 mV offset for WCT1003A.
- 47. Typical ENOB is 10.6 bits for WCT1001A, 9.5 bits for WCT1003A.
- 48. The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC.
- 49. Typical input capacitance is 4.8 pF for WCT1001A, 1.4 pF for WCT1003A.
- 50. Typical values assume VDDA = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 51. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 52. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.

- 53. $1 LSB = (VREFH VREFL)/2^{N}$.
- 54. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11).
- 55. Input data is 100 Hz sine wave; ADC conversion clock < 12 MHz.
- 56. System clock = 4 MHz, ADC clock = 2 MHz, AVG = Max, Long Sampling = Max.
- 57. Settling time is swing range from VSSA to VDDA.
- 58. LSB = 0.806 mV.
- 59. No guaranteed specification within 5% of VDDA or VSSA.
- 60. Typical supply current with high-speed mode is 300 μA, typical supply current with low-speed mode is 36 μA on WCT1001A. Maximum supply current with high-speed mode is 200 μA, maximum supply current with low-speed mode is 20 μA on WCT1003A.
- 61. Typical hysteresis is measured with input voltage range limited to 0.7 to VDD-0.7 V. On WCT1001A, typical 25 mV for CR0[HYSTCTR] = 01, typical 55 mV for CR0[HYSTCTR] = 10, typical 80 mV for CR0[HYSTCTR] = 11. On WCT1003A, typical 10 mV for CR0[HYSTCTR] = 01, typical 20 mV for CR0[HYSTCTR] = 10, typical 30 mV for CR0[HYSTCTR] = 11.
- 62. Signal swing is 100 mV.
- 63. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 64. 1 LSB = Vreference/64.
- 65. Reference IPbus clock of 100 MHz in NanoEdge Placement mode.
- 66. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 67. Powerdown to NanoEdge mode transition.
- 68. Ttimer = Timer input clock cycle. For 100 MHz operation, Ttimer = 10 ns.
- 69. For QSPI specifications, all data with xx/xx format, the former is for WCT1001A, the latter is for WCT1003A.
- 70. fMAX_SCI is the frequency of operation of the SCI clock in MHz, which can be selected as the bus clock or 2x bus clock for the device.
- 71. WCT1001A supports maximum 1.5 us pulse filtered, and WCT1003A supports maximum 2 us pulse filtered.
- 72. The master mode IIC deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 73. The maximum tHD_DAT must be met only if the device does not stretch the LOW period (tSCL_LOW) of the SCL signal.
- 74. Input signal Slew = 10 ns and Output Load = 50 pF
- 75. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 76. A Fast mode IIC bus device can be used in a Standard mode IIC bus system, but the requirement tSU_DAT ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line trmax + tSU_DAT = 1000 + 250 = 1250 ns (according to the Standard mode IIC bus specification) before the SCL line is released.
- 77. Cb = total capacitance of the one bus line in pF.

2.3 Thermal Operating Characteristics

Table 7. General Thermal Characteristics

Symbol	Description	Min	Мах	Unit
TJ	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C

3 Typical Performance Characteristics

3.1 System Efficiency

The typical maximum system efficiency (receiver output power vs. transmitter input power) on Freescale WCT100xA A13 transmitter reference solution is shown in Figure 1, using a test receiver (aka Rx, low power receiver) under resistive load.




Figure 1. System Efficiency on Freescale A13 Reference Board

Note: Power components are the main factor to determine the system efficiency, such as drivers and MOSFETs.

Figure 2 shows the active charging area of the Freescale WCT100xA A13 transmitter reference solution — transmitter well charges receiver load at different X/Y offsets. For this test, the low power receiver is used as the test receiver with constant 700 mA loading and 3 mm Z gap between transmitter surface and receiver surface.




Figure 2. Active Charging Area on WCT100xA A13 Transmitter Reference Solution

3.2 Standby Power

The purpose of the standby mode of operation is to reduce the power consumption of a wireless power transfer system when power transfer is not required. There are two ways to enter standby mode. The first is when the transmitter does not detect the presence of a valid receiver. The second is when the receiver sends only an End Power Transfer Packet. In standby mode, the transmitter only monitors whether a receiver is placed on the active charging area of the transmitter or removed from there.

It is recommended that the transmitter's power consumption in standby mode meets the relative regional regulations especially for "No-load power consumption".

3.3 Digital Demodulation

In order to optimize system BOM cost, WCT100xA solution employs digital demodulation algorithm to communicate with receiver. This method can achieve high performance, low cost, and very simple coil signal sensing circuit with fewer external components.

3.4 Foreign Object Detection

WCT100xA solution employs flexible, intelligent, and easy-to-use FOD algorithm to ensure accurate foreign metal objects detection. With Freescale FreeMASTER GUI tool, FOD algorithm can be easily calibrated to get accurate power loss information especially for very sensitive foreign objects.

4 Device Information

4.1 Functional Block Diagram

This functional block diagram just shows the common pin assignment information by all members of the family. For the detailed pin multiplexing information, refer to Section 4.4 "Pin Function Description".




Figure 3. WCT1001/3AVLH Function Block Diagram


4.2 Product Features Overview

The following table highlights features that differ among members of the family. Features not listed are shared in common by all members of the family.

	Part	WCT1001A	WCT1003A
Maximum Core/Bus C	Clock (MHz)	100/50	100/100
Maximum Fully Run (Current Consumption (mA)	35.58 (V _{DD}) + 9.08 (V _{DDA})	63.7 (V _{DD}) + 16.7 (V _{DDA})
	Program Flash Memory	64	256
On-Chip Flash Memory Size (KB)	FlexNVM/FlexRAM	0/0	32/2
	Total Flash Memory	64	288
On-Chip SRAM Mem	ory Size (KB)	8	32
Memory Resource Pr	otection	Yes	Yes
Inter-Peripheral Cross	sbar Switches with AOI	Yes	Yes
On-Chip Relaxation C	Dscillator	1 (8 MHz) + 1 (200 kHz)	1 (8 MHz) + 1 (32 kHz)
Computer Operating	Properly (Watchdog)	1 (windowed)	1
External Watchdog M	lonitor	1	1
Cyclic Redundancy C	check	1	1
Periodic Interrupt Tim	ier	2	2
Quad Timer		1 x 4	2 x 4
Programmable Delay	Block	0	2
12-bit Cyclic ADC Ch	annels	2 x 8	2 x 8
16-bit SAR ADC Cha	nnels	0	1 x 8
	High-Resolution	8	8
PWM Channels	Standard	4	1
12-bit DAC		2	1
Analog Comparator /	w 6-bit REF DAC	4	4
DMA Channels		4	4
Queued Serial Comm	nunications Interface	2	2
Queued Serial Periph	Serial Peripheral Interface 2		1
Inter-Integrated Circu	it	1	2
Controller Area Netwo	ork	1 (MSCAN)	1 (FlexCAN)
GPIO		54	54
Package		64 LQFP	64 LQFP

Table 8. Feature Comparison Between WCT1001A and WCT1003A

4.3 Pinout Diagram





4.4 Pin Function Description

By default, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses, can be programmed through GPIO module peripheral enable registers and SIM module GPIO peripheral select registers.

Signal Name	Pin No.	Multiplexing Signals	Function Description
тск	1	GPIOD2	Test Clock Input — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pull-up resistor. A Schmitt-trigger input is used for noise immunity. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TCK.
RESET	2	GPIOD4	RESET — This input is a direct hardware reset on the processor. When RESET is asserted low, the device is initialized and placed in the reset state. A Schmitt-trigger input is used for noise immunity. The internal reset signal is de-asserted synchronous with the internal clocks after a fixed number of internal clocks.

Table 9. Pin Signal Descriptions

			Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. If RESET functionality is disabled in this mode and the chip can be reset only via POR, COP reset, or software reset.
			After reset, the default state is RESET. Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. EXTAL — External Crucical Opcillator Input. This input connects the internal
GPIOC0	3	EXTAL/CLKIN0	EXTAL — External Crystal Oscillator Input. This input connects the internal crystal oscillator input to an external crystal or ceramic resonator.
			CLKIN0 — This pin serves as an external clock input 0. After reset, the default state is GPIOC0.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOC1	4	XTAL	XTAL — External Crystal Oscillator Output. This output connects the internal crystal oscillator output to an external crystal or ceramic resonator.
			After reset, the default state is GPIOC1.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			TXD0 — The SCI0 transmit data output or transmit/receive in single wire operation.
GPIOC2	5	TXD0/XB_OUT 11(TB0)/XB_IN	
		2/CLKO0	XB_IN2 — Crossbar module input 2.
			CLKO0 — This is a buffered clock output 0; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
			After reset, the default state is GPIOC2.
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
			RXD0 — The SCI0 receive data input.
GPIOF8	6	RXD0/XB_OUT 10(TB1)/CMPD	XB_OUT10 — Crossbar module output 10 only on WCT1001A. TB1 — Quad timer module B channel 1 input/output only on WCT1003A.
		_O/PWM_2X	CMPD_O — Analog comparator D output.
			PWM_2X — NanoEdge eFlexPWM sub-module 2 output X or input capture X only on WCT1001A.
			After reset, the default state is GPIOF8.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOC3		TA0/CMPA_O/	TA0 — Quad timer module A channel 0 input/output.
		RXD0/CLKIN1	CMPA_O — Analog comparator A output.
			RXD0 — The SCI0 receive data input.

as an input as an input as an input nput 3 of nalog input, og input 11 of signal goes
as an input nput 3 of nalog input, og input 11 of
as an input nput 3 of nalog input, og input 11 of
nput 3 of nalog input, ng input 11 of
nput 3 of nalog input, ng input 11 of
nput 3 of nalog input, ng input 11 of
nput 3 of nalog input, ng input 11 of
nput 3 of nalog input, ng input 11 of
nput 3 of nalog input, ng input 11 of
nalog input, og input 11 of
5 5 5 5
as an input
nput 2 of nalog input, og input 10 of signal goes
as an input
nput 1 of nalog input,
g input 9 of signal goes
as an input
nput 0 of nalog input, A and input 0 C only on the ANA4

		1	After reset, the default state is GPIOA4.
GPIOA0	13	ANA0&CMPA_I N3/CMPC_O	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA0&CMPA_IN3 — Analog input to channel 0 of ADCA and input 3 of analog comparator A. When used as an analog input, the signal goes to the ANA0 and CMPA_IN3. CMPC_O — Analog comparator C output. After reset, the default state is GPIOA0.
GPIOA1	14	ANA1&CMPA_I N0	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA1 and CMPA_INO — Analog input to channel 1 of ADCA and input 0 of analog comparator A. When used as an analog input, the signal goes to the ANA1 and CMPA_INO. After reset, the default state is GPIOA1.
GPIOA2	15	ANA2&VREFH A&CMPA_IN1	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA2&VREFHA&CMPA_IN1 — Analog input to channel 2 of ADCA and analog references high of ADCA and input 1 of analog comparator A. When used as an analog input, the signal goes to ANA2 and VREFHA and CMPA_IN1. ADC control register configures this input as ANA2 or VREFHA. After reset, the default state is GPIOA2.
GPIOA3	16	ANA3&VREFLA &CMPA_IN2	 Port A GPIO — This GPIO pin can be individually programmed as an input or output pin. ANA3&VREFLA&CMPA_IN2 — Analog input to channel 3 of ADCA and analog references low of ADCA and input 2 of analog comparator A. When used as an analog input, the signal goes to ANA3 and VREFLA and CMPA_IN2. ADC control register configures this input as ANA3 or VREFLA. After reset, the default state is GPIOA3.
GPIOB7	17	ANB7&CMPB_I N2&ANC15	 Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB7&CMPB_IN2 — Analog input to channel 7 of ADCB and input 2 of analog comparator B only on WCT1001A. When used as an analog input, the signal goes to the ANB7 and CMPB_IN2. ANB7&CMPB_IN2&ANC15 — Analog input to channel 7 of ADCB and input 2 of analog comparator B and analog input to channel 15 of ADCC only on WCT1003A. When used as an analog input, the signal goes to the ANB7 and CMPB_IN2. After reset, the default state is GPIOB7.
GPIOC5	18	DAC_O/XB_IN7	 Port C GPIO — This GPIO pin can be individually programmed as an input or output pin. DAC_O — 12-bit Digital-to-Analog Converter output. For WCT1001A, it's DACA output. XB_IN7 — Crossbar module input 7.
			After reset, the default state is GPIOC5.

, ı		1	
			ANB6&CMPB_IN1 — Analog input to channel 6 of ADCB and input 1 of analog comparator B only on WCT1001A. When used as an analog input, the signal goes to the ANB6 and CMPB_IN1. ANB6&CMPB_IN1&ANC14 — Analog input to channel 6 of ADCB and input 1 of analog comparator B and analog input to channel 14 of ADCC only on WCT1003A. When used as an analog input, the signal goes to the ANB6 and CMPB_IN1 and ANC14. After reset, the default state is GPIOB6.
			Port B GPIO — This GPIO pin can be individually programmed as an input
GPIOB5	20	ANB5&CMPC_I N2&ANC13	or output pin. ANB5&CMPC_IN2 — Analog input to channel 5 of ADCB and input 2 of analog comparator C only on WCT1001A. When used as an analog input, the signal goes to the ANB5 and CMPC_IN2. ANB5&CMPC_IN2&ANC13 — Analog input to channel 5 of ADCB and input 2 of analog comparator C and analog input to channel 13 of ADCC only on WCT1003A. When used as an analog input, the signal goes to the ANB5 and CMPC_IN2 and ANC13. After reset, the default state is GPIOB5.
			Port B GPIO — This GPIO pin can be individually programmed as an input
GPIOB4	21	ANB4&CMPC_I N1&ANC12	or output pin. ANB4&CMPC_IN1 — Analog input to channel 4 of ADCB and input 1 of analog comparator C only on WCT1001A. When used as an analog input, the signal goes to the ANB4 and CMPC_IN1. ANB4&CMPC_IN1&ANC12 — Analog input to channel 4 of ADCB and input 1 of analog comparator C and analog input to channel 12 of ADCC only on WCT1003A. When used as an analog input, the signal goes to the ANB4 and CMPC_IN1 and ANC12.
			After reset, the default state is GPIOB4.
VDDA	22	-	Analog Power — This pin supplies 3.3 V power to the analog modules. It must be connected to a clean analog power supply.
VSSA	23	-	Analog Ground — This pin supplies an analog ground to the analog
GPIOB0	24	ANB0&CMPB_I N3	 modules. It must be connected to a clean power supply. Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB0&CMPB_IN3 — Analog input to channel 0 of ADCB and input 3 of analog comparator B. When used as an analog input, the signal goes to ANB0 and CMPB_IN3.
			After reset, the default state is GPIOB0.
GPIOB1	25	ANB1&CMPB_I N0/DACB_O	 Port B GPIO — This GPIO pin can be individually programmed as an input or output pin. ANB1&CMPB_INO — Analog input to channel 1 of ADCB and input 0 of analog comparator B. When used as an analog input, the signal goes to ANB1 and CMPB_INO. DACB_O — 12-bit Digital-to-Analog Converter B output only on WCT1001A. After reset, the default state is GPIOB1.
VCAP1	26	-	Connect a 2.2 μ F or greater bypass capacitor between this pin and VSS to stabilize the core voltage regulator output required for proper device
VUALI			operation.

		B&CMPC_IN3	or output pin.
			ANB2&VREFHB&CMPC_IN3 — Analog input to channel 2 of ADCB and analog references high of ADCB and input 3 of analog comparator C. When used as an analog input, the signal goes to ANB2 and VREFHB and CMPC_IN3. ADC control register configures this input as ANB2 or VREFHB.
			After reset, the default state is GPIOB2.
			Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOB3	28	ANB3&VREFLB &CMPC_IN0	ANB3&VREFLB&CMPC_IN0 — Analog input to channel 3 of ADCB and analog references low of ADCB and input 0 of analog comparator C. When used as an analog input, the signal goes to ANB3 and VREFLB and CMPC_IN0. ADC control register configures this input as ANB3 or VREFLB.
			After reset, the default state is GPIOB3.
VDD1	29	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
VSS1	30	-	I/O Ground — Provides ground on-chip digital module.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			TA2 — Quad timer module A channel 2 input/output.
GPIOC6	31	TA2/XB_IN3/C	XB_IN3 — Crossbar module input 3.
	51	MP_REF/SS0	CMP_REF — Input 5 of analog comparator A and B and C and D.
			$\overline{\text{SS0}}$ — $\overline{\text{SS0}}$ is used in slave mode to indicate to the SPI0 module that the current transfer is to be received. This signal is only on WCT1001A.
			After reset, the default state is GPIOC6.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
		SS0/TXD0/XB_I	$\overline{SS0} - \overline{SS0}$ is used in slave mode to indicate to the SPI0 module that the current transfer is to be received.
GPIOC7	32	N8	TXD0 — SCI0 transmit data output or transmit/receive in single wire operation.
			XB_IN8 — Crossbar module input 8 only on WCT1001A.
			After reset, the default state is GPIOC7.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOC8	33	MISO0 /RXD0/XB_IN9/	MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.
GF1000	55	XB_OUT6	RXD0 — SCI0 receive data input.
			XB_IN9 — Crossbar module input 9.
			XB_OUT6 — Crossbar module output 6 only on WCT1001A.
			After reset, the default state is GPIOC8.

			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			SCLK0 — The SPI0 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
GPIOC9	34	SCLK0/XB_IN4/ TXD0/XB_OUT	XB_IN4 — Crossbar module input 4.
		8	TXD0 — SCI0 transmit data output or transmit/receive in single wire operation. This signal is only on WCT1001A.
			XB_OUT8 — Crossbar module output 8 only on WCT1001A.
			After reset, the default state is GPIOC9.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
			MOSI0 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input.
		MOSIO	output. In slave mode, this pin serves as the data input. XB_IN5 — Crossbar module input 5. MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.
GPIOC10	35		MISO0 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO0 line of a slave device is placed in the high-impedance state if the slave device is not selected.
			XB_OUT9 — Crossbar module output 9 only on WCT1001A.
			After reset, the default state is GPIOC10.
			Port F GPIO — This GPIO pin can be individually programmed as an input or
			output pin. XB_IN6 — Crossbar module input 6.
		XB_IN6/TB2/SC	TB2 — Quad timer module B channel 2 input/output only on WCT1003A.
GPIOF0	36	LK1	
			SCLK1 — The SPI1 serial clock. In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
			After reset, the default state is GPIOF0.
			Port C GPIO — This GPIO pin can be individually programmed as an input
			or output pin.
			CANTX — CAN transmit data output.
GPIOC11	37	CAN_TX/SCL0(SCL1)/TXD1	SCL0 — IIC0 serial clock only on WCT1001A. SCL1 — IIC1 serial clock only on WCT1003A.
			TXD1 — SCI1 transmit data output or transmit/receive in single wire operation.
			After reset, the default state is GPIOC11.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOC12	38	CAN_RX/SDA0(SDA1)/RXD1	CANRX — CAN receive data input.
			SDA0 — IIC0 serial data line only on WCT1001A.

			SDA1 — IIC1 serial data line only on WCT1003A.			
			RXD1 — SCI1 receive data input.			
			After reset, the default state is GPIOC12.			
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.			
			SCL0 — IIC0 serial clock only on WCT1001A. SCL1 — IIC1 serial clock only on WCT1003A.			
GPIOF2	39	SCL0(SCL1)/XB _OUT6/MISO1	XB_OUT6 — Crossbar module output 6.			
			MISO1 — Master in/slave out. In master mode, this pin serves as the data input. In slave mode, this pin serves as the data output. The MISO1 line of a slave device is placed in the high-impedance state if the slave device is not selected. This signal is only on WCT1001A.			
			After reset, the default state is GPIOF2.			
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.			
		SDA0(SDA1)/X	SDA0 — IIC0 serial data line only on WCT1001A. SDA1 — IIC1 serial data line only on WCT1003A.			
GPIOF3	40	B_OUT7/ MOSI1	XB_OUT7 — Crossbar module output 7.			
			MOSI1 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input. This signal is only on WCT1001A.			
			After reset, the default state is GPIOF3.			
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.			
			TXD1 — The SCI1 transmit data output or transmit/receive in single wire operation.			
GPIOF4	41	TXD1/XB_OUT 8/PWM_0X/PW	XB_OUT8 — Crossbar module output 8.			
		M_FAULT6	PWM_0X — NanoEdge eFlexPWM sub-module 0 output X or input capture X only on WCT1001A.			
			PWM_FAULT6 — NanoEdge eFlexPWM fault input 6 only on WCT1001A.			
			After reset, the default state is GPIOF4.			
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.			
			 input. In slave mode, this pin serves as the data output. The MISO1 line of a slave device is placed in the high-impedance state if the slave device is not selected. This signal is only on WCT1001A. After reset, the default state is GPIOF2. Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. SDA0 — IIC0 serial data line only on WCT1001A. SDA1 — IIC1 serial data line only on WCT1003A. XB_OUT7 — Crossbar module output 7. MOSI1 — Master out/slave in. In master mode, this pin serves as the data output. In slave mode, this pin serves as the data input. This signal is only on WCT1001A. After reset, the default state is GPIOF3. Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. TXD1 — The SCI1 transmit data output or transmit/receive in single wire operation. XB_OUT8 — Crossbar module output 8. PWM_0X — NanoEdge eFlexPWM sub-module 0 output X or input capture X only on WCT1001A. After reset, the default state is GPIOF4. POM F GPIO — This GPIO pin can be individually programmed as an input or output pin. RXD1 — The SCI1 receive data input. XB_OUT8 — Crossbar module output 8. PWM_FAULT6 — NanoEdge eFlexPWM fault input 6 only on WCT1001A. After reset, the default state is GPIOF4. Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. RXD1 — The SCI1 receive data input. XB_OUT9 — Crossbar module output 9. PWM_1X — NanoEdge eFlexPWM sub-module 1 output X or input capture X only on WCT1001A. PWM_FAULT7 — NanoEdge eFlexPWM fault input 7 only on WCT1001A. 			
GPIOF5 42	42	RXD1/XB_OUT 9/PWM_1X/PW	·			
		M_FAULT7	X only on WCT1001A.			
			PWM_FAULT7 — NanoEdge eFlexPWM fault input 7 only on WCT1001A.			
VSS2	43		After reset, the default state is GPIOF5.			

VDD2	44	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
GPIOE0	45	PWM_0B	Port E GPIO — This GPIO pin can be individually programmed as an input or output pin. PWM_0B — NanoEdge eFlexPWM sub-module 0 output B or input capture
			B. After reset, the default state is GPIOE0.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE1	46	PWM_0A	PWM_0A — NanoEdge eFlexPWM sub-module 0 output A or input capture A.
			After reset, the default state is GPIOE1.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE2	47	PWM_1B	PWM_1B — NanoEdge eFlexPWM sub-module 1 output B or input capture B.
			After reset, the default state is CPIOE2
			After reset, the default state is GPIOE2. Port E GPIO — This GPIO pin can be individually programmed as an input
			or output pin.
GPIOE3	48	PWM_1A	PWM_1A — NanoEdge eFlexPWM sub-module 1 output A or input capture A.
			After reset, the default state is GPIOE3.
			Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
		TA3/XB_IN6/	TA3 — Quad timer module A channel 3 input/output.
GPIOC13	49	EWM_OUT	XB_IN6 — Crossbar module input 6.
			EWM_OUT — External watchdog monitor output.
			After reset, the default state is GPIOC13.
			Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOF1	50	CLKO1/XB_IN7/ CMPD_O	CLKO1 — This is a buffered clock output 1; the clock source is selected by clock out select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
		CIVIP D_0	XB_IN7 — Crossbar module input 7.
			CMPD_O — Analog comparator D output.
			After reset, the default state is GPIOF1.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE4	51	PWM_2B/XB_I N2	PWM_2B — NanoEdge eFlexPWM sub-module 2 output B or input capture B.
			XB_IN2 — Crossbar module input 2.
			After reset, the default state is GPIOE4.

GPIOE5	52	PWM_2A/XB_I N3	 Port E GPIO — This GPIO pin can be individually programmed as an input or output pin. PWM_2A — NanoEdge eFlexPWM sub-module 2 output A or input capture A. XB_IN3 — Crossbar module input 3.
			After reset, the default state is GPIOE5.
GPIOE6	53	PWM_3B/XB_I	Port E GPIO — This GPIO pin can be individually programmed as an input or output pin. PWM_3B — NanoEdge eFlexPWM sub-module 3 output B or input capture B.
	55	N4	XB_IN4 — Crossbar module input 4. After reset, the default state is GPIOE6.
			Port E GPIO — This GPIO pin can be individually programmed as an input or output pin.
GPIOE7	54	PWM_3A/XB_I N5	PWM_3A — NanoEdge eFlexPWM sub-module 3 output A or input capture A.
			XB_IN5 — Crossbar module input 5. After reset, the default state is GPIOE7.
			Port C GPIO — This GPIO pin can be individually programmed as an input
			or output pin.
GPIOC14	55	SDA0/XB_OUT 4/PWM_FAULT	SDA0 — IIC0 serial data line.
		4	XB_OUT4 — Crossbar module output 4.
			PWM_FAULT4 — NanoEdge eFlexPWM fault input 4 only on WCT1001A.
			After reset, the default state is GPIOC14. Port C GPIO — This GPIO pin can be individually programmed as an input
			or output pin.
		56 SCL0/XB_OUT 5/PWM_FAULT 5	SCL0 — IIC0 serial clock.
GPIOC15	56		XB_OUT5 — Crossbar module output 5.
			PWM_FAULT5 — NanoEdge eFlexPWM fault input 5 only on WCT1001A.
			After reset, the default state is GPIOC15.
VCAP2	57	-	Connect a 2.2 μ F or greater bypass capacitor between this pin and VSS to stabilize the core voltage regulator output required for proper device
			operation. Port F GPIO — This GPIO pin can be individually programmed as an input or output pin.
			TB2 — Quad timer module B channel 2 input/output only on WCT1003A.
GPIOF6	58	TB2/PWM_3X/X B_IN2	PWM_3X — NanoEdge eFlexPWM sub-module 3 output X or input capture X.
			XB_IN2 — Crossbar module input 2.
			After reset, the default state is GPIOF6.

GPIOF7	59	TB3/CMPC_O/ SS1/XB_IN3	 Port F GPIO — This GPIO pin can be individually programmed as an input or output pin. TB3 — Quad timer module B channel 3 input/output only on WCT1003A. CMPC_O— Analog comparator C output. SS1 — SS1 is used in slave mode to indicate to the SPI1 module that the current transfer is to be received. XB_IN3 — Crossbar module input 3. After reset, the default state is GPIOF7.
VDD3	60	-	I/O Power — Supplies 3.3 V power to on-chip digital module.
VSS3	61	-	I/O Ground — Provides ground to on-chip digital module.
TDO	62	GPIOD1	Test Data Output — This tri-stateable output pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states and changes on the falling edge of TCK. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TDO.
TMS	63	GPIOD3	 Test Mode Select Input — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TMS. NOTE: Always tie the TMS pin to VDD through a 2.2 kΩ resistor if need to keep on-board debug capability. Otherwise, directly tie to VDD.
TDI	64	GPIOD0	 Test Data Input — This input pin provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor. Port D GPIO — This GPIO pin can be individually programmed as an input or output pin. After reset, the default state is TDI.

4.5 Ordering Information

Table 10 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office to determine availability and to order this device.

Device	Supply Voltage	Package Type	Pin Count	Ambient Temp.	Order Number
MWCT1001AVLH	3.0 to 3.6V	LQFP	64	-40 to +105°C	MWCT1001AVLH
MWCT1003AVLH	3.0 to 3.6V	LQFP	64	-40 to +105°C	MWCT1003AVLH

Table 10. MWCT100xAVLH Ordering Information

4.6 Package Outline Drawing

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number of 98ASS23234W.

5 Software Library

The software for WCT100xA is matured and tested for production ready. Freescale provides a Wireless Charging Transmitter (WCT) software library for speeding user designs. In this library, low level drivers of HAL (Hardware Abstract Layer), callback functions for library access are open to user. About the software API and library details, see the *WCT1001A/WCT1003A Transmitter Library User's Guide* (WCT100XALIBUG).

5.1 Memory Map

WCT100xA has large on-chip Flash memory and RAM for user design. Besides wireless charging transmitter library code, the user can develop private functions and link it to library through predefined APIs.

Part	Memory	Total Size	Library Size	FreeMASTER Size	EEPROM Size	Free Size
WCT1001A	Flash	64 Kbytes	22.2 Kbytes	1.5 Kbytes	1 Kbytes	39.3 Kbytes
	RAM	8 Kbytes	2.5 Kbytes	0.1 Kbytes	0 Kbytes	5.4 Kbytes
WCT1003A	Flash	288 Kbytes	22.2 Kbytes	1.5 Kbytes	1 Kbytes	263.3 Kbytes
	RAM	32 Kbytes	1.2 Kbytes	0.1 Kbytes	0 Kbytes	30.7 Kbytes

Table 11. WCT100xA Memory Footprint (CodeWarrior V10.6, code size optimization level 4)

5.2 Software Library and API Description

For more and detailed information about WCT software library and API definition, see the *WCT1001A/WCT1003A Transmitter Library User's Guide* (WCT100XALIBUG).

6 Design Considerations

6.1 Electrical Design Considerations

To ensure correct operations on the device and system, pay attention to the following points:

• The minimum bypass requirement is to place 0.01 - 0.1 µ F capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the VDD/VSS pairs, including VDDA/VSSA. Ceramic and tantalum capacitors tend to provide better tolerances.

- Bypass the VDD and VSS with approximately 10 μ F, plus the number of 0.1 μ F ceramic capacitors.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the VDD and VSS circuits.
- Take special care to minimize noise levels on the VDDA and VSSA pins.
- It is recommended to use separate power planes for VDD and VDDA and use separate ground planes for VSS and VSSA. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, you should connect a small inductor or ferrite bead in serial with VDDA trace.
- If desired, connect an external RC circuit to the RESET pin. The resistor value should be in the range of 4.7 k Ω 10 k Ω ; and the capacitor value should be in the range of 0.1 μ F 4.7 μ F.
- Add a 2.2 k Ω external pull-up on the TMS pin of the JTAG port to keep device in a restate during normal operation if JTAG converter is not present.
- During reset and after reset but before I/O initialization, all I/O pins are at input mode with internal weak pull-up.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than $33pF/10 \Omega$ RC filter.
- To assure chip reliable operation, reserve enough margin for chip electrical design. Figure 6 shows the relationship between electrical ratings and electrical operating characteristics for correct chip operation.




Figure 5. Relationship between Ratings and Operating Characteristics

6.2 PCB Layout Considerations

- Provide a low-impedance path from the board power supply to each VDD pin on the device and from the board ground to each VSS pin.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip VDD and VSS pins are as short as possible.
- PCB trace lengths should be minimal for high-frequency signals.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- The decoupling capacitors of 0.1 µ F must be placed on the VDD pins as close as possible, and place those ceramic capacitors on the same PCB layer with WCT100xA device. VIA is not recommend between the VDD pins and decoupling capacitors.
- The WCT100xA bottom EP pad should be soldered to the ground plane, which will make the system more stable, and VIA matrix method can be used to connect this pad to the ground plane.
- As the wireless charging system functions as a switching-mode power supply, the power components layout is very important for the whole system power transfer efficiency and EMI performance. The power routing loop should be as small and short as possible. Especially for the resonant network, the traces of this circuit should be short and wide, and the current loop should be optimized smaller for the MOSFETs, resonant capacitor and primary coil. Another important thing is that the control circuit and power circuit should be separated.

6.3 Thermal Design Considerations

WCT100xA power consumption is not so critical, so there is not additional part needed for power dissipation. However, the power inverter needs the additional PCB Cu copper to dissipate the heat, so good thermal package MOSFET is recommended, such as DFN package, and for the resonant capacitor, C0G material, and 1206 or 1210 package are recommended to meet the thermal requirement. The worst thermal case is on the inverter, so the user should make some special actions to dissipate the heat for good transmitter system thermal performance.

7 References and Links

7.1 References

- WCT1001A/WCT1003A Automotive A13 Wireless Charging Application User's Guide (WCT100XAWCAUG)
- WCT1001A/WCT1003A Transmitter Library User's Guide (WCT100XALIBUG)
- *WCT1001A/WCT1003A Run-Time Debug User's Guide* (WCT100XARTDUG)

• WPC Low Power Wireless Transfer System Description Part 1: Interface Definition Version 1.1

7.2 Useful Links

- <u>freescale.com</u>
- <u>freescale.com\wirelesscharging</u>
- <u>www.wirelesspowerconsortium.com</u>

How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights or the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

©2014 Freescale Semiconductor, Inc.





Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com