

1-Mbit (128 K × 8) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges:

□ Industrial: -40 °C to +85 °C

■ Wide voltage range: 2.2 V to 3.6 V

■ Pin compatible with CY62128DV30

■ Ultra low standby power

□ Typical standby current: 1 µA

□ Maximum standby current: 4 µA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power-down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in Pb-free 32-pin SOIC, 32-pin thin small outline package (TSOP) Type I, and 32-pin shrunk thin small outline package (STSOP) packages

Functional Description


The CY62128EV30 is a high performance CMOS static RAM module organized as 128K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery $\mathsf{Life^{TM}}$ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\mathsf{CE}}_1$ HIGH or CE_2 LOW). The eight input and output pins (I/O0 through I/O7) are placed in a high impedance state when the device is deselected ($\overline{\mathsf{CE}}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{\mathsf{OE}}$ HIGH), or a write operation is in progress ($\overline{\mathsf{CE}}_1$ LOW and CE_2 HIGH and $\overline{\mathsf{WE}}$ LOW).

To write to the device, take chip enable ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) and write enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O pins is then written into the location specified on the address pin (A_0 through A_{16}).

To read from the device, take chip enable $(\overline{CE}_1 \text{ LOW})$ and $CE_2 \text{ HIGH}$) and output enable (\overline{OE}) LOW while forcing write enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related resources, click here.

Logic Block Diagram



Cypress Semiconductor Corporation
Document Number: 38-05579 Rev. *L





Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	19
Cypress Developer Community	
Technical Support	



Pin Configuration

Figure 1. 32-pin STSOP [1]




Figure 2. 32-pin TSOP I [1]





Figure 3. 32-pin SOIC [1]





Product Portfolio

					Power Dissipation			ssipation			
Product	Range	Vo	c Range ((V)	Speed (ns)	Operating I _{CC} (mA) f = 1 MHz		Standby	L (π Δ)		
					, ,			f = f _{max}		Standby I _{SB2} (μA)	
		Min	Typ [2]	Max		Typ [2]	Max	Typ [2]	Max	Typ [2]	Max
CY62128EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4

Notes

- 1. NC pins are not connected on the die.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to +150 °C Ambient temperature

to ground potential $^{[3, 4]}$ -0.3 V to $V_{CC(max)}$ + 0.3 V

DC voltage applied to outputs in high Z State $^{[3,\ 4]}$ -0.3 V to $V_{CC(max)}$ + 0.3 V

DC input voltage $^{[3, 4]}$ 0.3 V to $V_{CC(max)}$ + 0.3	V
Output current into outputs (LOW)20 m	Α
Static discharge voltage (MIL-STD-883, method 3015)> 2001	V
Latch-up current> 200 m	Α

Operating Range

Device Range		Ambient Temperature	V cc ^[5]
CY62128EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

5	B	70	To at O an distance			45 ns (Industrial)			
Parameter	Description	lest Co	Test Conditions		Typ ^[6]	Max	Unit		
V _{OH}	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	-	_	V		
		$I_{OH} = -1.0 \text{ mA}, V_0$	_{CC} ≥ 2.70 V	2.4	_	_	V		
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA		_	_	0.4	V		
		I_{OL} = 2.1 mA, V_{CO}	<u>></u> 2.70 V	_	_	0.4	V		
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.7	7 V	1.8	_	V _{CC} + 0.3 V	V		
		V _{CC} = 2.7 V to 3.6	V	2.2	_	V _{CC} + 0.3 V	V		
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7 V		-0.3	_	0.6	V		
		V _{CC} = 2.7 V to 3.6 V		-0.3	_	0.8	V		
I _{IX}	Input leakage current	$GND \leq V_I \leq V_CC$		-1	_	+1	μΑ		
I _{OZ}	Output leakage current	GND \leq V _O \leq V _{CC} ,	output disabled	-1	_	+1	μΑ		
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	_	11	16	mA		
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	1.3	2.0	mA		
I _{SB1} ^[7]	Automatic CE power-down current — CMOS inputs			-	1	4	μА		
I _{SB2} ^[7]	Automatic CE power-down current — CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}_{\text{f}} = 0, \text{V}_{\text{CC}} = 3.60 \text{ V}_{\text{CC}}$	' or $V_{INI} < 0.2 \text{ V}$	-	1	4	μA		

- $V_{\rm IL(min)}$ = -2.0 V for pulse durations less than 20 ns.

- V_{IL(min)} = -2.0 v for pulse duriations less than 20 ris.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse duriations less than 20 ris.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse duriations less than 20 ris.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	32-pin TSOP I	32-pin SOIC	32-pin STSOP	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	33.01	48.67	32.56	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		3.42	25.86	3.59	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [9]	Max	Unit	
V_{DR}	V _{CC} for data retention			1.5	_	-	V
I _{CCDR} ^[10]	Data retention current	V_{CC} = 1.5 V, $CE_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Industrial	_	_	3	μA
t _{CDR} ^[11]	Chip deselect to data retention time			0	_	_	ns
t _R ^[12]	Operation recovery time			45	_	_	ns

Data Retention Waveform

Figure 5. Data Retention Waveform [13]



- 9. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 10. Chip enables (CE₁ and CE₂) must be at CMOS level to meet the |_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 11. Tested initially and after any design or process changes that may affect these parameters.

 12. <u>Full</u> device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 13. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.



Switching Characteristics

Over the Operating Range

Parameter [14, 15]	Description		dustrial)	11!4		
Parameter [11, 13]	Description	Min	Max	Unit		
Read Cycle		<u>, </u>	•			
t _{RC}	Read cycle time	45	-	ns		
t _{AA}	Address to data valid	-	45	ns		
t _{OHA}	Data hold from address change	10	_	ns		
t _{ACE}	CE LOW to data valid	-	45	ns		
t _{DOE}	OE LOW to data valid	-	22	ns		
t _{LZOE}	OE LOW to low Z ^[16]	5	_	ns		
t _{HZOE}	OE HIGH to high Z [16, 17]	-	18	ns		
t _{LZCE}	CE LOW to low Z [16]	10	_	ns		
t _{HZCE}	CE HIGH to high Z [16, 17]	_	18	ns		
t _{PU}	CE LOW to power-up	0	_	ns		
t _{PD}	CE HIGH to power-down	_	45	ns		
Write Cycle [18, 19)]	•				
t _{WC}	Write cycle time	45	_	ns		
t _{SCE}	CE LOW to write end	35	_	ns		
t _{AW}	Address setup to write end	35	_	ns		
t _{HA}	Address hold from write end	0	_	ns		
t _{SA}	Address setup to write start	0	_	ns		
t _{PWE}	WE pulse width	35	_	ns		
t _{SD}	Data setup to write end	25	_	ns		
t _{HD}	Data hold from write end	0	_	ns		
t _{HZWE}	WE LOW to high Z [16, 17]					
t _{LZWE}	WE HIGH to low Z [16]	10	_	ns		

Notes

14. \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the AC Test Loads and Waveforms on page 5.

16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.

17. t_{HZOE} , t_{HZCE} , and t_{HZWE} transitions are measured when the output enter a high impedance state.

18. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

19. The minimum write pulse width for WRITE Cycle No.3 (/WE controlled, /OE LOW) should be sum of tHZWE and tSD.



Switching Waveforms

Figure 6. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 7. Read Cycle No. 2 (OE Controlled) [22, 23, 24]



^{20.} The internal write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

21. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $\overline{CE}_2 = V_{IH}$.

^{22.} WE is HIGH for read cycle.

^{23.} $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH. 24. Address valid before or similar to $\overline{\text{CE}}_1$ transition LOW and $\overline{\text{CE}}_2$ transition HIGH.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [25, 26, 27, 28]





Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [25, 26, 27, 28]



Notes

25. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

26. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.

27. Data I/O is high impedance if OE = V_{IH}.


28. If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE HIGH, the output remains in high impedance state.

29. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[30,\ 31,\ 33]}$



Notes

30. $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}$ is HIGH.

31. If $\overline{\text{CE}}_1$ goes HIGH or $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.

32. During this period, the I/Os are in output state. Do not apply input signals.

33. The minimum write pulse width for WRITE Cycle No.3 (/WE controlled, /OE LOW) should be sum of t_{HZWE} and t_{SD} .



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Inputs/Outputs Mode	
Н	X ^[34]	Χ	Χ	High Z	Deselect/power-down	Standby (I _{SB})
X ^[34]	L	Χ	Χ	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	Н	L	Data out	Read	Active (I _{CC})
L	Н	L	Χ	Data in	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})

Note
34. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45, 51-85081




51-85081 *E



Package Diagrams (continued)

Figure 12. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32, 51-85056




51-85056 *G



Package Diagrams (continued)

Figure 13. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32, 51-85094



51-85094 *G



Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SOIC	small outline integrated circuit
SRAM	static random access memory
STSOP	shrunk thin small outline package
TSOP	thin small outline package
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	Mega Hertz
μΑ	micro Amperes
μS	micro seconds
mA	milli Amperes
mm	milli meter
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farad
V	Volts
W	Watts



Document History Page

cument	Number: 38	-00013		
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	285473	See ECN	PCI	New data sheet.
*A	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62128EV30 Removed Reverse TSOP I package from Product offering. Changed I _{CC (Typ)} from 8 mA to 11 mA and I _{CC (Max)} from 12 mA to 16 mA for f = f _{max} Changed I _{CC (max)} from 1.5 mA to 2.0 mA for f = 1 MHz Changed I _{SB2 (max)} from 1 μ A to 4 μ A Changed I _{SB2 (Typ)} from 0.5 μ A to 1 μ A Changed I _{CCDR (max)} from 1 μ A to 3 μ A Changed the AC Test load Capacitance value from 50 pF to 30 pF Changed t _{LZCE} from 3 to 5 ns Changed t _{LZCE} from 22 to 18 ns Changed t _{PWE} from 30 to 35 ns Changed t _{SD} from 22 to 25 ns Changed t _{LZWE} from 6 to 10 ns Updated the Ordering Information table.
*B	464721	See ECN	NXR	Updated the Block Diagram on page # 1
*C	1024520	See ECN	VKN	Added final Automotive-A and Automotive-E information Added footnote #9 related to I _{SB2} and I _{CCDR} Updated Ordering Information table
*D	2257446	See ECN	NXR	Changed the Maximum rating of Ambient Temperature with Power Applied from 55°C to +125°C to -55°C to +125°C.
*E	2702841	05/06/2009	VKN / PYRS	Added -45SXA part in the Ordering Information table Corrected "t _{PD} " spec description in the "Switching Characteristics" table.
*F	2781490	10/08/2009	VKN	Included "CY62128EV30LL-45ZAXA" part in the Ordering Information table
*G	2934428	06/03/10	VKN	Added footnote #21 related to chip enable Updated package diagrams Updated to new template.
*H	3026548	09/12/2010	AJU	Updated Pin Configuration Added Ordering Code Definitions Added Acronyms and Units of Measure Minor edits
*	3115909	01/06/2011	RAME	Separated Automotive and Industrial parts from this data sheet. Removed Automotive info completely
*J	3292906	06/25/2011	AJU	Removed the Note "For best practice recommendations, refer to the Cypres application note "System Design Guidelines" at http://www.cypress.com." ar its reference in Functional Description. Updated Package Diagrams. Updated to new template.



Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*K	4499499	09/11/2014	MEMJ	Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle".
				Updated Switching Waveforms:
				Added Note 33 and referred the same note in Figure 10.
				Updated Package Diagrams:
				spec 51-85081 – Changed revision from *C to *E.
				spec 51-85056 – Changed revision from *F to *G.
				spec 51-85094 – Changed revision from *F to *G.
				Updated to new template.
				Completing Sunset Review.
*L	4581542	11/27/2014	VINI	Updated Functional Description:
				Added "For a complete list of related resources, click here." at the end.
				Updated Maximum Ratings:
				Referred Notes 3, 4 in "Supply voltage to ground potential".



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com