



# 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock

### **Features**

- 25 ns and 45 ns access times
- Internally organized as 512 K × 8 (CY14B104K) or 256 K × 16 (CY14B104M)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements is initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM is initiated by software or power-up
- High reliability
- Infinite read, write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20%, -10% operation
- Data integrity of Cypress nvSRAM combined with full-featured real time clock (RTC)

- Watchdog timer
- Clock alarm with programmable interrupts
- Capacitor or battery backup for RTC
- Industrial temperature
- 44-pin and 54-pin thin small outline package (TSOP) Type II
- Pb-free and restriction of hazardous substances (RoHS) compliant


# **Functional Description**

The Cypress CY14B104K and CY14B104M combines a 4-Mbit nonvolatile static RAM (nvSRAM) with a full-featured RTC in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The RTC function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.

For a complete list of related documentation, click here.

# Logic Block



### Notes

- 1. Address  $A_0$ – $A_{18}$  for × 8 configuration and Address  $A_0$ – $A_{17}$  for × 16 configuration.
- 2. Data  $DQ_0 DQ_7$  for × 8 configuration and Data  $DQ_0 DQ_{15}$  for × 16 configuration.
- 3. BHE and BLE are applicable for × 16 configuration only.

Revised November 14, 2014



# **Contents**


Pin Definitions	3
Device Operation	4
SRAM Read	
SRAM Write	4
AutoStore Operation	4
Hardware STORE (HSB) Operation	5
Hardware RECALL (Power-Up)	5
Software STORE	5
Software RECALL	5
Preventing AutoStore	6
Data Protection	
Real Time Clock Operation	7
nvTIME Operation	
Clock Operations	7
Reading the Clock	7
Setting the Clock	7
Backup Power	7
Stopping and Starting the Oscillator	
Calibrating the Clock	8
Alarm	8
Watchdog Timer	
Power Monitor	9
Interrupts	9
Flags Register	
RTC External Components	
PCB Design Considerations for RTC	
Layout requirements	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	. 16

Data Retention and Endurance	17
Capacitance	17
Thermal Resistance	17
AC Test Loads	18
AC Test Conditions	18
RTC Characteristics	18
AC Switching Characteristics	19
SRAM Read Cycle	19
SRAM Write Cycle	
AutoStore/Power-Up RECALL	22
Switching Waveforms –	
AutoStore/Power-up RECALL	22
Software Controlled STORE and RECALL Cycle	23
Hardware STORE Cycle	24
Truth Table For SRAM Operations	25
Ordering Information	
Ordering Code Definitions	26
Package Diagrams	27
Acronyms	29
Document Conventions	
Units of Measure	29
Document History Page	30
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	35
PSoC® Solutions	35
Cypress Developer Community	35
Technical Support	35



### **Pinouts**

Figure 1. 44-pin TSOP II and 54-pin TSOP II pinouts



### **Pin Definitions**

Pin Name	I/O Type	Description
$A_0 - A_{18}$	Input	Address inputs. Used to select one of the 524,288 bytes of the nvSRAM for × 8 configuration.
A <sub>0</sub> – A <sub>17</sub>		Address inputs. Used to select one of the 262,144 words of the nvSRAM for × 16 configuration.
$DQ_0 - DQ_7$	Input/Output	<b>Bidirectional data I/O lines for × 8 configuration</b> . Used as input or output lines depending on operation.
DQ <sub>0</sub> – DQ <sub>15</sub>		<b>Bidirectional data I/O lines for × 16 configuration</b> . Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	<b>Write Enable input, Active LOW</b> . When selected LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> -DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ <sub>7</sub> –DQ <sub>0</sub> .
X <sub>out</sub> <sup>[6]</sup>	Output	Crystal connection. Drives crystal on startup.
X <sub>in</sub> <sup>[6]</sup>	Input	Crystal connection. For 32.768 kHz crystal.
V <sub>RTCcap</sub> <sup>[6]</sup>	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V <sub>RTCbat</sub> is used.
V <sub>RTCbat</sub> <sup>[6]</sup>	Power supply	Battery supplied backup RTC supply voltage. Left unconnected if V <sub>RTCcap</sub> is used.
INT <sup>[6]</sup>	Output	<b>Interrupt output</b> . Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).

### Notes

- 4. Address expansion for 8-Mbit. NC pin not connected to die.
- 5. Address expansion for 16-Mbit. NC pin not connected to die.
- 6. Left unconnected if RTC feature is not used.



# Pin Definitions (continued)

Pin Name	I/O Type	Description
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB		Hardware STORE Busy (HSB) Output: Indicates busy status of nvSRAM when LOW. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally.
V <sub>CAP</sub>	Power supply	<b>AutoStore capacitor</b> . Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.

# **Device Operation**

The CY14B104K/CY14B104M nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B104K/CY14B104M supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. See Truth Table For SRAM Operations on page 25 for a complete description of read and write modes.

### SRAM Read

The <u>CY</u>14B104K/CY14B104M performs a read cycle when CE and OE are LOW, and WE and HSB are HIGH. The address specified on pins  $A_{0-18}$  or  $A_{0-17}$  determines which of the 524,288 data bytes or 262,144 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by CE or OE, the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until CE or OE is brought HIGH, or WE or HSB is brought LOW.

### **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DO<sub>0–15</sub> are written into the memory if it is valid  $t_{SD}$  before the end of a  $\overline{\text{WE}}$  controlled write or before the end of an  $\overline{\text{CE}}$  controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. It is recommended that  $\overline{\text{OE}}$  be kept HIGH during the entire write\_cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after WE goes LOW.

### **AutoStore Operation**

The CY14B104K/CY14B104M stores data to the nvSRAM using one of three storage operations. The<u>se</u> three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B104K/CY14B104M.

During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2. AutoStore Mode




Figure 2 on page 4 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 16 for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the



chip. A pull-up should be placed on  $\overline{WE}$  to hold it inactive during power-up. This pull-up is effective only if the  $\overline{WE}$  signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the  $\overline{WE}$  held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore, and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

# Hardware STORE (HSB) Operation

The CY14B104K/CY14B104M provides the  $\overline{\text{HSB}}$  pin to control and acknowledge the STORE operations. The  $\overline{\text{HSB}}$  pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B104K/CY14B104M conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after  $\overline{\text{HSB}}$  goes LOW are in<u>hibited</u> until  $\overline{\text{HSB}}$  returns HIGH. In case the write latch is not set,  $\overline{\text{HSB}}$  is not driven LOW by the CY14B104K/CY14B104M. But any SRAM read and write cycles are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is <code>initia</code>ted, the CY14B104K/CY14B104M continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, <code>the\_nvSRAM</code> memory access is <code>inhibi</code>ted for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

### **Hardware RECALL (Power-Up)**

During power-up or after any low power condition ( $V_{CC} < V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on powerup, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

### **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B104K/CY14B104M Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiate, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place. To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with  $\overline{\text{CE}}$  controlled reads or  $\overline{\text{OE}}$  controlled reads, with  $\overline{\text{WE}}$  kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled.  $\overline{\text{HSB}}$  is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### **Software RECALL**

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

CE	WE	ŌĒ	BHE, BLE <sup>[7]</sup>	A <sub>15</sub> -A <sub>0</sub> <sup>[8]</sup>	Mode	I/O	Power
Н	X	X	Х	Х	Not selected	Output High Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active <sup>[9]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active <sup>[9]</sup>
L	Н	L	Х	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output data Output High Z	Active I <sub>CC2</sub> <sup>[9]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output data Output High Z	Active <sup>[9]</sup>

# **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the

AutoStore enable sequence, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

### Note<u>s</u>

- 7. BHE and BLE are applicable for × 16 configuration only.
- While there are 19 address lines on the CY14B104K (18 address lines on the CY14B104M), only 13 address lines (A<sub>14</sub>–A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.
- 9. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



### **Data Protection**

The CY14B104K/CY14B104M protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14B104K/CY14B104M is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

# **Real Time Clock Operation**

### nvTIME Operation

The CY14B104K/CY14B104M offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B104K in the following sections. The same description applies to CY14B104M, except for the RTC register addresses. The RTC register addresses for CY14B104K range from 0x7FFF0 to 0x7FFFF, while those for CY14B104M range from 0x3FFF0 to 0x3FFFF. Refer to Table 3 on page 12 and Table 4 on page 13 for a detailed Register Map description.

### Clock Operations

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time with a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

### Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14B104K time keeping registers are stopped when the read bit 'R' (in the Flags register at 0x7FFF0) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of RTC device is initiated, the update of the user timekeeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the Flags register at 0x7FFF0). After the end of read sequence, all the RTC registers are simultaneously updated within 20 ms.

# **Setting the Clock**

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the Flags register at 0x7FFF0) is set to '1'. The correct day, date, and time is then written into the registers and must be

in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

**Note** After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in  $t_{\rm RTCp}$  time. These counter values must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after  $t_{\rm RTCp}$  time while writing into the RTC registers for the modifications to be correctly recorded.

### **Backup Power**

The RTC in the CY14B104K is intended for permanently powered operation. The  $V_{RTCcap}$  or  $V_{RTCbat}$  pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power,  $V_{CC}$ , fails and drops below  $V_{SWITCH}$  the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B104K consumes a  $0.35 \,\mu\text{A}$  (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

**Note**: If a battery is applied to  $V_{RTCbat}$  pin prior to  $V_{CC}$ , the chip will draw high  $I_{BAK}$  current. This occurs even if the oscillator is disabled. In order to maximize battery life,  $V_{CC}$  must be applied before a battery is applied to  $V_{RTCbat}$  pin.

Backup time values based on maximum current specifications are shown in the following Table 2. Nominal backup times are approximately two times longer.

Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B104K sources current only from the battery when the primary power is removed. However the battery is not recharged at any time by the CY14B104K. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.



### Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x7FFF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply ( $V_{RTCcap}$  or  $V_{RTCbat}$ ) falls below their respective minimum level, the oscillator may fail. The CY14B104K has the ability to detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the Flags register at the address 0x7FFF0. When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.

Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the Flags register at 0x7FFF0) to a '1' to enable writes to the Flags register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

### Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of  $\pm 20$  ppm to  $\pm 35$  ppm. However, CY14B104K employs a calibration circuit that improves the accuracy to  $\pm 1/-2$  ppm at 25 °C. This implies an error of  $\pm 2.5$  seconds to  $\pm 3$  seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in Calibration register at 0x7FFF8. The calibration bits occupy the five lower order bits in the Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or –2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once every minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the

effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the Flags register (0x7FFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error.

**Note** Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the Flags register at 0x7FFF0) to '1' to enable writes to the Flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

### Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x7FFF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields – date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the Flags register at 0x7FFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the Flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in Flags Register – 0x7FFF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

**Note** CY14B104K requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0x7FFF2) to be set to '0' for proper operation of Alarm Flag and Interrupt.

### **Watchdog Timer**

The watchdog timer is a free running down counter that uses the 32-Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x7FFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output.



You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5–D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5–D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the flags registers.

Oscillator

32,768 KHz

32 Hz

Counter

Compare

WDF

WDS

Watchdog

Register

Figure 3. Watchdog Timer Block Diagram

### **Power Monitor**

The CY14B104K provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low  $V_{CC}$  access. The power monitor is based on an internal band gap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$  threshold.

As described in the section AutoStore Operation on page 4, when  $V_{SWITCH}$  is reached as  $V_{CC}$  decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from  $V_{CC}$  to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after  $V_{CC}$  is restored to the device (see AutoStore/Power-Up RECALL on page 22).

### Interrupts

The CY14B104K has flags register, interrupt register, and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x7FFF6). In addition, each has an associated flag bit in the flags register (0x7FFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

**Note** CY14B104K generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for  $t_{HRECALL}$  duration after powerup.

### Interrupt Register

**Watchdog Interrupt Enable (WIE)**: When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

**Alarm Interrupt Enable (AIE):** When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in flags register.

**Power Fail Interrupt Enable (PFE)**: When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

**High/Low (H/L)**: When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when  $V_{CC}$  is greater than  $V_{SWITCH}$ . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

**Pulse/Level (P/L)**: When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.


When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. Remember that all flags are cleared when the register is read. If the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, the flags register is not read during a reset.



### Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 8).


Figure 4. Interrupt Block Diagram



### **RTC External Components**

The RTC requires connecting an external 32.768 kHz crystal and  $C_1$ ,  $C_2$  load capacitance as shown in the Figure 5. The figure shows the recommnded RTC external component values. The load capacitances  $C_1$  and  $C_2$  are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins,  $X_{in}/X_{out}$  pads and copper traces connecting crystal and device pins.

Figure 5. RTC Recommended Component Configuration<sup>[10]</sup>



### Note

<sup>10.</sup> For nonvolatile static random access memory (nvSRAM) real time clock (RTC) design guidelines and best practices, see application note AN61546.



# PCB Design Considerations for RTC

RTC crystal oscillator is a low current circuit with high impedance nodes on their crystal pins. Due to lower timekeeping current of RTC, the crystal connections are very sensitive to noise on the board. Hence it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and therefore cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.


# Layout requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry. Following these guidelines help you achieve optimum performance from the RTC design.

It is important to place the crystal as close as possible to the X<sub>in</sub> and X<sub>out</sub> pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling by reducing the length of the antenna.

- Keep X<sub>in</sub> and X<sub>out</sub> trace width lesser than 8 mils. Wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- Shield the X<sub>in</sub> and X<sub>out</sub> signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X<sub>in</sub>, X<sub>out</sub> traces and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.
- Create an isolated solid copper plane on adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid plane should be in the vicinity of RTC components only and its perimeter should be kept equal to the guard ring perimeter. Figure 6 shows the recommended layout for RTC circuit.

Figure 6. Recommended Layout for RTC



Page 12 of 35



Table 3. RTC Register Map [11]

Reg	ister			BCD Format Data <sup>[12]</sup>						- Function/Range
CY14B104K	CY14B104M	D7	D6	D5	D4	D3	D2	D1	D0	- FullCuoli/Range
0x7FFFF	0x3FFFF		10s	years		Years		Years: 00-99		
0x7FFFE	0x3FFFE	0	0	0	10s months		Mor	nths		Months: 01–12
0x7FFFD	0x3FFFD	0	0	10s day	of month		Day of	month		Day of month: 01–31
0x7FFFC	0x3FFFC	0	0	0	0	0		Day of week		Day of week: 01–07
0x7FFFB	0x3FFFB	0	0	10s l	hours		Но	urs		Hours: 00-23
0x7FFFA	0x3FFFA	0	10s minutes				Mini	utes		Minutes: 00-59
0x7FFF9	0x3FFF9	0		10s seconds Seconds				Seconds: 00-59		
0x7FFF8	0x3FFF8	OSCEN (0)	0	Cal sign (0)		Ca	alibration (0000	00)		Calibration values [13]
0x7FFF7	0x3FFF7	WDS (0)	WDW (0)			WDT (0	000000)			Watchdog [13]
0x7FFF6	0x3FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts [13]
0x7FFF5	0x3FFF5	M (1)	0	10s ala	rm date		Alarn	n day		Alarm, day of month: 01–31
0x7FFF4	0x3FFF4	M (1)	0	10s alar	m hours		Alarm	hours		Alarm, hours: 00-23
0x7FFF3	0x3FFF3	M (1)	10	s alarm minut	tes		Alarm r	ninutes		Alarm, minutes: 00-59
0x7FFF2	0x3FFF2	M (1)	10	s alarm secon	rm seconds Alarm, seconds			Alarm, seconds: 00–59		
0x7FFF1	0x3FFF1		10s Ce	enturies			Cent	uries		Centuries: 00-99
0x7FFF0	0x3FFF0	WDF	AF	PF	OSCF <sup>[14]</sup>	0	CAL (0)	W (0)	R (0)	Flags <sup>[13]</sup>

Document Number: 001-07103 Rev. AB

<sup>11.</sup> Upper byte D<sub>15</sub>–D<sub>8</sub> (CY14B104M) of RTC registers are reserved for future use.
12. () designates values shipped from the factory.
13. This is a binary value, not a BCD value.
14. When user resets OSCF flag bit, the flags register will be updated after t<sub>RTCp</sub> time.



Table 4. Register Map Detail

Register					Descr	intion			
CY14B104K	CY14B104M				Desci	iption			
0×7555	0×2555								
0x7FFFF	0x3FFFF	D7	D6	D5	D4	D3	D2	D1	D0
	l		109	years			Ye	ears	
		upper nibb		BCD digits of contains the s 0–99.					
		-			Time Keepi	ng - Months	;		
0x7FFFE	0x3FFFE	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	0	10s month			onths	
		from 0 to 9		s of the month ble (one bit) o					
0×7EED	0×2555				Time Keep	ing - Date			
0x7FFFD	0x3FFFD	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	10s day	of month		Day o	f month	
		and opera	tes from 0 to	ts for the date o 9; upper nib ster is 1–31. L	ble (two bits)	contains the	e 1Òs digit a	nd operates	
0x7FFFC	0×2EEC	Time Keeping - Day							
UX/FFFC	0x3FFFC	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	0	0	0		Day of wee	k
		ring count	er that coun	s) contains a ts from 1 to 7 y is not integr	then returns	to 1. The u	ay of the we ser must as	eek. Day of tl sign meanin	ne week is g to the da
0x7FFFB	0x3FFFB				Time Keep	ing - Hours			
OXTITIE	OXOLLI B	D7	D6	D5	D4	D3	D2	D1	D0
		0	0	10s I	nours		H	ours	
		digit and c	perates fron	ue of hours in 0 to 9; uppernering	r nibble (two				
0x7FFFA	0x3FFFA				Time Keepir	ng - Minutes	6		
OXIIIIA	OXOTTA	D7	D6	D5	D4	D3	D2	D1	D0
		0		10s minutes			Mir	nutes	
		from 0 to 9	9; upper nib	ue of minutes. ble (three bits ster is 0–59.					
0x7FFF9	0×3EEE0				Time Keepin	g - Second	S		
UX/FFF9	0x3FFF9	D7	D6	D5	D4	D3	D2	D1	D0
	ı	0		10s seconds	<u> </u>	1	Sec	conds	<u> </u>
		from 0 to 9		le of seconds le (three bits) l.					



Table 4. Register Map Detail (continued)

Register					Descri	ption					
CY14B104K	CY14B104M	Description									
0x7FFF8	0x3FFF8										
0.771110	OXOTT TO	D7	D6	D5	D4	D3	D2	D1	D0		
		OSCEN	0	Calibration			Calibration				
				sign							
OSC	CEN			en set to '1', t saves batter					cillator run		
Calibrat	ion Sign			ation adjustm					ction (0) fro		
Calibrat	ion oign	the time-ba		ation adjustin	сті із арріісс	i as an addit	1011 (1) 10 01	as a subtrac			
Calib	ration	These five	bits control	the calibration	n of the clock						
					WatchDo	g Timer					
0x7FFF7	0x3FFF7	D7	D6	D5	D4	D3	D2	D1	D0		
		WDS	WDW			WE	)T	I			
WI	DS	Watchdog	strobe. Sett	ing this bit to	'1' reloads ar	nd restarts th	ne watchdo	g timer. Sett	ing the bit		
		'0' has no	effect. The b	oit is cleared a	automatically						
				t always retur							
WI	OW			e. Setting this							
			(D5–D0). This allows the user to set the watchdog strobe bit without disturbing the timeout value. Setting this bit to 0 allows bits D5–D0 to be written to the watchdog register when the next write								
		cycle is complete. This function is explained in more detail in Watchdog Timer on page 8.									
W	DT	Watchdog timeout selection. The watchdog timer interval is selected by the 6-bit value in this									
		register. It represents a multiplier of the 32 Hz count (31.25 ms). The range of timeout value is									
			31.25 ms (a setting of '1') to 2 seconds (setting of 3 Fh). Setting the watchdog timer register to '0								
	1	disables the timer. These bits can be written only if the WDW bit was set to 0 on a previous cycle.									
0x7FFF6 0x3FFF6					nata www.unat Cta	4	1		evious cyc		
UX/FFF0	0x3FFF6	D7	DC		nterrupt Sta			D4			
UX/FFF6	0x3FFF6	D7	D6	D5	D4	D3	D2	D1	D0		
		WIE	AIE	D5 PFE	<b>D4</b>	D3 H/L	<b>D2</b> P/L	0	<b>D0</b>		
	0x3FFF6	WIE Watchdog	AIE interrupt en	D5 PFE able. When s	<b>D4</b> 0 et to '1' and a	D3 H/L a watchdog	P/L timeout occ	0 curs, the wa	D0 0 tchdog tim		
		WIE Watchdog drives the	AIE interrupt en	D5 PFE	<b>D4</b> 0 et to '1' and a	D3 H/L a watchdog	P/L timeout occ	0 curs, the wa	D0 0 tchdog tim		
W	IE	WIE Watchdog drives the flag.	AIE interrupt en INT pin and	PFE able. When s the WDF flag	D4 0 et to '1' and a . When set to	D3 H/L a watchdog o '0', the wat	P/L timeout occ chdog timeo	0 curs, the wa out affects o	D0 0 tchdog tim nly the WI		
W		WIE Watchdog drives the flag. Alarm inter	AIE interrupt en INT pin and	D5 PFE able. When s	D4 0 et to '1' and a . When set to	H/L a watchdog o '0', the wat	P/L timeout occ chdog timeo	0 curs, the wa out affects o	D0 0 tchdog tim nly the WE		
W	IE	WIE Watchdog drives the flag. Alarm interset to '0', t	AIE interrupt en INT pin and rrupt enable he alarm ma enable. Whe	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the	D4 0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n	D3 H/L a watchdog b '0', the wat match drive g. nonitor drive	P/L timeout occ chdog timeo	0 curs, the wa out affects o	D0 0 tchdog tim nly the WI		
W	IE	WIE Watchdog drives the flag. Alarm interset to '0', t	AIE interrupt en INT pin and rrupt enable he alarm ma enable. Whe	PFE able. When s the WDF flag  When set to atch only affect	D4 0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n	D3 H/L a watchdog b '0', the wat match drive g. nonitor drive	P/L timeout occ chdog timeo	0 curs, the wa out affects o	D0 0 tchdog tim nly the WI		
W A Pi	IE	WIE Watchdog drives the flag. Alarm inter set to '0', t Power fail set to '0', t	AIE interrupt en INT pin and rrupt enable he alarm ma enable. Whe	PFE able. When s the WDF flag  When set to atch only affect en set to '1', th il monitor affe	D4 0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n	D3 H/L a watchdog b '0', the wat match drive g. nonitor drive	P/L timeout occ chdog timeo	0 curs, the wa out affects o	D0 0 tchdog tim nly the WI		
W A Pf	IE IE	WIE Watchdog drives the flag. Alarm inter set to '0', t Power fail set to '0', t Reserved High/Low.	AIE interrupt en INT pin and rrupt enable, he alarm ma enable. Whe he power fai for future us When set to	PFE able. When s the WDF flag  When set to atch only affect en set to '1', th il monitor affe	0 et to '1' and a . When set to '1', the alarm ets the AF flage power fail nects only the F	H/L a watchdog o '0', the wat match drive g. nonitor drive PF flag.	P/L timeout occ chdog timeo s the INT pi	0 curs, the war out affects o in and the Al in and the P	D0 0 tchdog tim nly the WE F flag. Who		
W A Pf	IE  FE  O //L	WIE  Watchdog drives the flag.  Alarm interset to '0', t  Power fail set to '0', t  Reserved  High/Low. drain, activ	AIE interrupt en INT pin and rrupt enable, he alarm ma enable. Whe he power fai for future us When set to ye LOW.	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the il monitor affete e '1', the INT p	0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F	D3 H/L a watchdog '0', the wat match drive g. nonitor drive PF flag. ctive HIGH.	P/L timeout occ chdog timeo es the INT pi es the INT pi	ocurs, the war out affects o in and the Alin and the P	D0 0 tchdog tim nly the WE F flag. Whe		
W A Pf	  IE  E  -E	WIE  Watchdog drives the flag.  Alarm interset to '0', t  Power fail set to '0', t  Reserved  High/Low. drain, activ  Pulse/Leve	AIE interrupt en INT pin and rrupt enable. he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set	PFE able. When s the WDF flag  When set to atch only affect en set to '1', th il monitor affet e '1', the INT p	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F  in is driven a	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag. ctive HIGH.	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to	ocurs, the war out affects of in and the Alin and the Porton (C), the INT	D0 0 tchdog tim nly the WE F flag. Who		
W A Pf	IE  FE  O //L	WIE  Watchdog drives the flag.  Alarm interset to '0', t  Power fail set to '0', t  Reserved  High/Low. drain, activ  Pulse/Leve for approx	AIE interrupt en INT pin and rrupt enable. he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set imately 200	D5 PFE able. When s the WDF flag When set to atch only affect en set to '1', th il monitor affet e '1', the INT p to 1, the INT p ms. When se	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F  in is driven a	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag. ctive HIGH.	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to	ocurs, the war out affects of in and the Alin and the Porton (C), the INT	D0 0 tchdog tim nly the WE F flag. Whe		
W A Pf	                          	WIE  Watchdog drives the flag.  Alarm interset to '0', t  Power fail set to '0', t  Reserved  High/Low. drain, activ  Pulse/Leve for approx	AIE interrupt en INT pin and rrupt enable. he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set	D5 PFE able. When s the WDF flag When set to atch only affect en set to '1', th il monitor affet e '1', the INT p to 1, the INT p ms. When se	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n cts only the F  in is driven a et to 0, the IN'	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag.  ctive HIGH. active (deterior pin is drive)	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to	ocurs, the war out affects of in and the Alin and the Porton (C), the INT	D0 0 tchdog tim nly the WE F flag. Whe		
W A Pf	IE  FE  O //L	WIE  Watchdog drives the flag.  Alarm interset to '0', t Power fail set to '0', t Reserved High/Low. drain, activ Pulse/Leve for approx until the flag.	AIE interrupt en INT pin and rrupt enable. he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set imately 200 ags register	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the il monitor affet e '1', the INT p to 1, the INT p ms. When set is read.	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F  in is driven a et to 0, the IN'	H/L a watchdog o '0', the wat match drive g. nonitor drive PF flag.  ctive HIGH. active (determination of the color of the	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to	0 curs, the war out affects of and the All in and the Properties of '0,' the IN The IN The Intervention of '0,' the Intervention o	D0 0 tchdog tim nly the WE F flag. Who F flag. Who F pin is ope errupt sourts set by H/		
W A PF	                          	WIE  Watchdog drives the flag.  Alarm interset to '0', t Power fail set to '0', t Reserved High/Low. drain, activ Pulse/Leve for approx until the flag.	AIE interrupt en INT pin and rrupt enable. he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set imately 200 ags register	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the il monitor affet e '1', the INT p to 1, the INT p ms. When set is read.	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F  oin is driven a et to 0, the IN'  Alarm D4	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag.  ctive HIGH. active (deterior pin is drive)	P/L timeout occ chdog timeo s the INT pi es the INT pi When set to mined by H/ en to an act	ocurs, the war out affects of and the Alin and the Property of '0,' the IN'  L) by an interior (as	D0 0 tchdog tim nly the WE F flag. Who		
W A PF	                          	WIE Watchdog drives the flag. Alarm interset to '0', t Power fail set to '0', t Reserved High/Low. drain, activ Pulse/Leve for approx until the fla  D7 M	AIE interrupt en INT pin and rrupt enable, he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set imately 200 ags register i	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the il monitor affet e '1', the INT p ms. When set is read.  D5  10s ala	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F  in is driven a et to 0, the IN'  Alarm D4  rm date	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag.  ctive HIGH. active (detern T pin is drive D3 D3	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to mined by H/ en to an act	ocurs, the war out affects of and the Alin and the Proof '0,' the INT'  (L) by an interior level (as part of the proof of	D0 0 tchdog tim nly the WI F flag. Wh F flag. Wh Γ pin is op errupt sour s set by H. D0		
W A PF	                          	WIE Watchdog drives the flag. Alarm interset to '0', t Power fail set to '0', t Reserved High/Low. drain, activ Pulse/Leve for approx until the fla  D7 M	AIE interrupt en INT pin and rrupt enable, he alarm ma enable. Whe he power fai for future us When set to ye LOW. el. When set imately 200 ags register i	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the il monitor affet e '1', the INT p to 1, the INT p ms. When set is read.	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n ets only the F  in is driven a et to 0, the IN'  Alarm D4  rm date	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag.  ctive HIGH. active (detern T pin is drive D3 D3	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to mined by H/ en to an act	ocurs, the war out affects of and the Alin and the Proof '0,' the INT'  (L) by an interior level (as part of the proof of	D0 0 tchdog tim nly the WE F flag. Whe F flag. Whe rrupt sour s set by He		
A PI ( H P	                          	WIE  Watchdog drives the flag.  Alarm interset to '0', t  Power fail set to '0', t  Reserved  High/Low. drain, activ  Pulse/Leve for approx until the flat  D7  M  Contains to value.	AIE interrupt en INT pin and rrupt enable. he alarm ma enable. Whe he power fai for future us When set to ve LOW. el. When set imately 200 ags register  D6 0 he alarm val	PFE able. When s the WDF flag  When set to atch only affect en set to '1', the il monitor affet e '1', the INT p ms. When set is read.  D5  10s ala	D4  0 et to '1' and a . When set to '1', the alarm ets the AF flag e power fail n cts only the F  in is driven a t to 0, the IN'  Alarm  D4  rm date e of the monti	D3 H/L a watchdog o'0', the wat match drive g. nonitor drive PF flag.  ctive HIGH. totive (detern T pin is drive D3 h and the m	P/L timeout occ chdog timeo es the INT pi es the INT pi When set to mined by H/ en to an act  D2  Alarr ask bit to se	ocurs, the was out affects of and the Allin and the Profession (Co.) the INTIL (Co.) by an intestive level (as placed). The date elect or deserved.	D0 0 tchdog tim nly the WI F flag. Wh F flag. Wh F pin is op errupt sour s set by H. D0		



Table 4. Register Map Detail (continued)

Register					Descri	ption					
CY14B104K	CY14B104M										
0x7FFF4	0x3FFF4	Alarm - Hours									
		D7	D6	D5	D4	D3	D2	D1	D0		
		М	0		m hours			n hours			
				lue for the ho							
ľ	M			s set to '0', the uit to ignore th			ne alarm ma	tch. Setting	this bit to '		
0x7FFF3	0x3FFF3				Alarm - N	/linutes					
UX/FFF3	UXSFFFS	D7	D6	D5	D4	D3	D2	D1	D0		
	1	М	1	0s alarm minu	ites		Alarm	minutes	Į.		
		Contains t	he alarm va	lue for the min	utes and the	mask bit to	select or des	select the m	nutes valu		
N	M			s set to '0', the circuit to ignor			n the alarm	match. Setti	ng this bit		
0.75550	0.05550				Alarm - S	econds					
0x7FFF2	0x3FFF2	D7	D6	D5	D4	D3	D2	D1	D0		
	1	М	10	Os alarm seco	nds		Alarm	seconds	<u>l</u>		
		Contains tl	he alarm val	ue for the sec	onds and the i	nask bit to s	elect or des	elect the sec	onds' value		
N	М		Contains the alarm value for the seconds and the mask bit to select or deselect the seconds' value.  Match. When this bit is set to '0,' the seconds value is used in the alarm match. Setting this bit to '1' causes the match circuit to ignore the seconds value.								
075554	0.25554	Time Keeping - Centuries									
0x7FFF1	0x3FFF1	D7	D6	D5	D4	D3	D2	D1	D0		
			10s (	centuries	I		Cer	turies			
	ı	to 9; upper 0-99 centu	r nibble con	ue of centurie tains the uppe	er digit and op	erates from	the lower d 1 0 to 9. The	range for th	rates from ne register		
0x7FFF0	0x3FFF0	D7	D6	D5	Flag	JS D3	D2	D1	D0		
		WDF	AF	PF	OSCF	0	CAL	W	R		
10/	DF					•					
VV	DF	Watchdog timer flag. This read only bit is set to '1' when the watchdog timer is allowed to reach 0 without being reset by the user. It is cleared to 0 when the flags register is read or on power-up									
А	<b>NF</b>	Alarm flag. This read only bit is set to '1' when the time and date match the values stored in the alarm registers with the match bits = 0. It is cleared when the flags register is read or on power-up									
Р	PF	Power fail flag. This read only bit is set to '1' when power falls below the power fail threshold									
		V <sub>SWITCH</sub> . It is cleared to 0 when the flags register is read or on power-up.									
OS	SCF	Oscillator fail flag. Set to '1' on power-up if the oscillator is enabled and not running in the f 5 ms of operation. This indicates that RTC backup power failed and clock value is no longer va This bit survives the power cycle and is never cleared internally by the chip. The user must che for this condition and write '0' to clear this flag. When user resets OSCF flag bit, the bit will updated after t <sub>RTCp</sub> time.						longer valid must chec			
CAL		Calibration mode. When set to '1', a 512 Hz square wave is output on the INT pin. When set to '0', the INT pin resumes normal operation. This bit defaults to 0 (disabled) on power-up.									
W		write to R <sup>-</sup> Setting the keeping co	Write enable: Setting the 'W' bit to '1' freezes updates of the RTC registers. The user can then write to RTC registers, alarm registers, calibration register, interrupt register and flags register. Setting the 'W' bit to '0' causes the contents of the RTC registers to be transferred to the time keeping counters if the time has changed. This transfer process takes t <sub>RTCp</sub> time to complete. This bit defaults to 0 on power-up.								
F	R			R' bit to '1', sto	ops clock upd cess. Set 'R'						



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Maximum accumulated storage time At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ................................ 20 Years Maximum junction temperature ...... 150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ......-0.5 V to 4.1 V Voltage applied to outputs Input voltage ......–0.5 V to  $V_{CC}$  + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to $V_{CC}$ + 2.0 V
Package power dissipation capability (T <sub>A</sub> = 25 °C)
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch up current > 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

# **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> [15]	Max	Unit
V <sub>CC</sub>	Power supply		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	t <sub>RC</sub> = 25 ns t <sub>RC</sub> = 45 ns Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	_	-	70 52	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub>	-	-	10	mA
I <sub>CC3</sub>	O OTORE		35	_	mA	
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	_	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$CE \ge (V_{CC} - 0.2 \text{ V}).$ $V_{IN} \le 0.2 \text{ V or } \ge (V_{CC} - 0.2 \text{ V}).$ W bit set to '0'. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	-	-	5	mA
I <sub>IX</sub> <sup>[16]</sup>	Input leakage current (except HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-1	-	+1	μА
	Input leakage current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-100	_	+1	μΑ
I <sub>OZ</sub>	Off state output leakage current	$\frac{V_{CC}}{CE} = \frac{Max}{V_{SS}} \times \frac{V_{OUT} \le V_{CC}}{V_{CC}},$ $\frac{CE}{V_{CC}} = \frac{V_{OUT} \le V_{CC}}{V_{CC}},$ $\frac{CE}{V_{CC}} = \frac{Max}{V_{CC}},$ $\frac{V_{CC}}{V_{CC}} = \frac{Max}{V_{CC}},$	-1	_	+1	μА
V <sub>IH</sub>	Input HIGH voltage		2.0	_	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW voltage		$V_{SS} - 0.5$	_	0.8	V
V <sub>OH</sub>	Output HIGH voltage	$I_{OUT} = -2 \text{ mA}$	2.4	-	_	V
$V_{OL}$	Output LOW voltage	I <sub>OUT</sub> = 4 mA	-	_	0.4	V

Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
 The HSB pin has I<sub>OUT</sub> = -2 μA for V<sub>OH</sub> of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



# DC Electrical Characteristics (continued)

Over the Operating Range

Ī	Parameter	Description	Test Conditions	Min	Typ <sup>[15]</sup>	Max	Unit
ĺ	V <sub>CAP</sub> <sup>[17]</sup>	Storage capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub>	61	68	180	μF
		$\label{eq:maximum} \begin{array}{l} \text{Maximum voltage driven on V}_{\text{CAP}} \\ \text{pin by the device} \end{array}$	V <sub>CC</sub> = Max	_	-	V <sub>CC</sub>	V

# **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
$NV_C$	Nonvolatile STORE operations	1,000	K

# Capacitance

Parameter <sup>[19]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except BHE, BLE and HSB)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(Typ)}$	7	pF
	Input capacitance (for BHE, BLE and HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

# **Thermal Resistance**

Parameter <sup>[19]</sup>	Description	Test Conditions	44-pin TSOP II	54-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for	43.3	42.03	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)	measuring thermal impedance, in accordance with EIA/JESD51.	5.56	6.08	°C/W


### Notes

<sup>17.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.
18. Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
19. These parameters are guaranteed by design and are not tested.



# **AC Test Loads**

Figure 7. AC Test Loads



# **AC Test Conditions**

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V

# **RTC Characteristics**

Over the Operating Range

Parameters	Description	Min	Тур [20]	Max	Units	
V <sub>RTCbat</sub>	RTC battery pin voltage		1.8	3.0	3.6	V
I <sub>BAK</sub> <sup>[21]</sup>	RTC backup current	T <sub>A</sub> (Min)	_	_	0.35	μА
	(Refer Figure 5 for the recommended external componets for RTC)	25 °C	_	0.35	_	μА
	Componed for IXI O)	T <sub>A</sub> (Max)	_	_	0.5	μА
V <sub>RTCcap</sub> <sup>[22]</sup>	RTC capacitor pin voltage	T <sub>A</sub> (Min)	1.6	_	3.6	V
		25 °C	1.5	3.0	3.6	V
		T <sub>A</sub> (Max)	1.4	_	3.6	V
tOCS	RTC oscillator time to start		_	1	2	sec
t <sub>RTCp</sub>	RTC processing time from end of 'W' bit set to '0'		_	_	350	μS
R <sub>BKCHG</sub>	RTC backup capacitor charge current-limiting resist	or	350	_	850	Ω

### Notes

Document Number: 001-07103 Rev. AB

<sup>20.</sup> Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
21. From either V<sub>RTCcap</sub> or V<sub>RTCbat</sub>.
22. If V<sub>RTCcap</sub> > 0.5 V or if no capacitor is connected to V<sub>RTCcap</sub> pin, the oscillator starts in t<sub>OCS</sub> time. If a backup capacitor is connected and V<sub>RTCcap</sub> < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.




# **AC Switching Characteristics**

Over the Operating Range

Param	eters <sup>[23]</sup>		25	i ns	45	ns	
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read	Cycle		•	•	•	•	
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	_	25	-	45	ns
t <sub>RC</sub> [24]	t <sub>RC</sub>	Read cycle time	25	_	45	_	ns
t <sub>AA</sub> <sup>[25]</sup>	t <sub>AA</sub>	Address access time	_	25	_	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	_	12	_	20	ns
t <sub>OHA</sub> <sup>[25]</sup>	t <sub>OH</sub>	Output hold after address change	3	_	3	_	ns
t <sub>1.70</sub> [26, 27]	$t_{LZ}$	Chip enable to output active	3	_	3	-	ns
t <sub>HZCF</sub> [26, 27]	t <sub>HZ</sub>	Chip disable to output inactive	_	10	_	15	ns
t <sub>1.70</sub> = [26, 27]	t <sub>OLZ</sub>	Output enable to output active	0	_	0	_	ns
t <sub>HZOE</sub> [26, 27]	t <sub>OHZ</sub>	Output disable to output inactive	_	10	_	15	ns
t <sub>PU</sub> [26]	t <sub>PA</sub>	Chip enable to power active	0	_	0	-	ns
t <sub>PD</sub> [26]	t <sub>PS</sub>	Chip disable to power standby	_	25	_	45	ns
t <sub>DBE</sub>	_	Byte enable to data valid	_	12	_	20	ns
t <sub>LZBE</sub> <sup>[26]</sup>	_	Byte enable to output active	0	_	0	_	ns
t <sub>HZBE</sub> <sup>[26]</sup>	_	Byte disable to output inactive	_	10	_	15	ns
SRAM Write	Cycle						
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	_	45	_	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	_	30	_	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	_	30	_	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	_	15	-	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	0	-	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	_	30	-	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	0	_	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	-	0	_	ns
t <sub>HZWE</sub> [26, 27, 28]	l t <sub>WZ</sub>	Write enable to output disable	_	10	-	15	ns
t <sub>LZWE</sub> [26, 27]	t <sub>OW</sub>	Output active after end of write	3	-	3	_	ns
t <sub>BW</sub>	_	Byte enable to end of write	20	-	30	_	ns

# **Switching Waveforms**

Figure 8. SRAM Read Cycle 1 (Address Controlled) [24, 25, 29]



### Notes

- 23. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified load capacitance shown in Figure 7 on page 18.

  24. WE must be HIGH during SRAM read cycles.

  25. Device is continuously selected with CE, OE and BHE / BLE LOW.

  26. These parameters are only guaranteed by design and are not tested.

  27. Measured ±200 mV from steady state output voltage.

  28. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

  29. HSB must remain HIGH during read and write cycles.



# Switching Waveforms (continued)

Figure 9. SRAM Read Cycle 2 (CE and OE Controlled) [30, 31, 32]





Figure 10. SRAM Write Cycle 1 ( $\overline{\text{WE}}$  Controlled)  $^{[30,\ 32,\ 33,\ 34]}$ 



- Notes

  30. <u>BHE</u> and <u>BLE</u> are applicable for × 16 configuration only.

  31. <u>WE</u> must be HIGH during SRAM read cycles.

  32. <u>HSB</u> must remain HIGH during read and write cycles.

  33. <u>If WE</u> <u>is L</u>OW when <u>CE</u> goes LOW, the outputs remain in the high impedance state.

  34. <u>CE</u> or <u>WE</u> must be ≥ V<sub>IH</sub> during address transitions.



# Switching Waveforms (continued)

Figure 11. SRAM Write Cycle 2 (CE Controlled) [35, 36, 37, 38]





Figure 12. SRAM Write Cycle 3 (BHE and BLE Controlled) [36, 37, 38, 39, 40]

### (Not applicable for RTC register writes)



- 35. BHE and BLE are applicable for × 16 configuration only.
  36. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
- 37. HSB must remain HIGH during read and write cycles.
- 38.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be  $\geq V_{IH}$  during address transitions.
- 39. While there are 19 address lines on the CY14B104K (18 address lines on the CY14B104M), only 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.

  40. Only  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  controlled writes to RTC registers are allowed.  $\overline{\text{BLE}}$  pin must be held LOW before  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  pin goes LOW for writes to RTC register.




# AutoStore/Power-Up RECALL

Over the Operating Range

Doromotor	Description	CY14B104K/	Unit	
Parameter	Description	Min	Max	Unit
t <sub>HRECALL</sub> [41]	Power-Up RECALL duration	_	20	ms
t <sub>STORE</sub> [42]	STORE cycle duration	_	8	ms
t <sub>DELAY</sub> [43]	Time allowed to complete SRAM write cycle	_	25	ns
V <sub>SWITCH</sub>	Low-voltage trigger level	_	2.65	V
t <sub>VCCRISE</sub> [44]	V <sub>CC</sub> rise time	150	_	μS
V <sub>HDIS</sub> <sup>[44]</sup>	HSB output disable voltage	_	1.9	V
t <sub>LZHSB</sub> <sup>[44]</sup>	HSB to output active time	_	5	μS
t <sub>HHHD</sub> <sup>[44]</sup>	HSB High active time	_	500	ns

# Switching Waveforms - AutoStore/Power-up RECALL

Figure 13. AutoStore or Power-Up RECALL<sup>[45]</sup>



- 41. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
   42. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 43. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

- 44. These parameters are only guaranteed by design and are not tested.
   45. Read and write cycles are ignored <u>during STORE</u>, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
   46. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.




# **Software Controlled STORE and RECALL Cycle**

Over the Operating Range

Parameter [47, 48]	Description	25	25 ns		45 ns	
raiailletei	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	25	_	45	_	ns
t <sub>SA</sub>	Address setup time	0	_	0	_	ns
t <sub>CW</sub>	Clock pulse width	20	_	30	_	ns
t <sub>HA</sub>	Address hold time	0	_	0	_	ns
t <sub>RECALL</sub>	RECALL duration	_	200	_	200	μS
t <sub>SS</sub> [49, 50]	Soft sequence processing time	-	100	-	100	μS

# Switching Waveforms - Software Controlled STORE/RECALL Cycle

Figure 14. CE and OE Controlled Software STORE and RECALL Cycle [48]



- 47. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.
- 48. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.
- 49. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command. 50. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command. 51. DQ output data at the sixth read may be invalid since the output is disabled at t<sub>DELAY</sub> time.



# **Hardware STORE Cycle**


Over the Operating Range

Parameter	Description	CY14B104K/	Unit	
Parameter	Description	Min	Max	Onit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	_	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	_	ns

# **Switching Waveforms – Hardware STORE Cycle**

Figure 16. Hardware STORE Cycle [52]

# Write latch set



### Write latch not set





Figure 17. Soft Sequence Processing [53, 54]



### Notes

- 52. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 53. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command.
- 54. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.



# **Truth Table For SRAM Operations**

HSB should remain HIGH for SRAM Operations.

# Table 5. Truth Table for × 8 Configuration

CE	WE	OE	Inputs and Outputs <sup>[55]</sup>	Mode	Power
Н	X	Χ	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

### Table 6. Truth Table for × 16 Configuration

CE	WE	OE	BHE <sup>[56]</sup>	BLE <sup>[56]</sup>	Inputs and Outputs <sup>[55]</sup>	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby
L	Х	Х	Н	Н	High Z	Output disabled	Active
L	Н	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	Н	L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active
L	Н	L	L	Н	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active
L	Н	Н	L	L	High Z	Output disabled	Active
L	Н	Н	Н	L	High Z	Output disabled	Active
L	Н	Н	L	Н	High Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	X	Н	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active
L	L	Х	L	Н	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active

### Notes

<sup>55. &</sup>lt;u>Data</u> DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration. 56. BHE and BLE are applicable for × 16 configuration only.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B104K-ZS25XIT	51-85087	44-pin TSOP II	Industrial
	CY14B104K-ZS25XI	51-85187	44-pin TSOP II	
	CY14B104M-ZSP25XIT	51-85160	54-pin TSOP II	
	CY14B104M-ZSP25XI	51-85160	54-pin TSOP II	
45	CY14B104K-ZS45XIT	51-85087	44-pin TSOP II	
	CY14B104K-ZS45XI	51-85187	44-pin TSOP II	
	CY14B104M-ZSP45XIT	51-85160	54-pin TSOP II	
	CY14B104M-ZSP45XI	51-85160	54-pin TSOP II	

All the above parts are Pb-free.


# **Ordering Code Definitions**





# **Package Diagrams**

Figure 18. 44-pin TSOP II Package Outline, 51-85087




51-85087 \*E


DIMENSION IN MM (INCH)





# Package Diagrams (continued)

Figure 19. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Package Outline, 51-85160









51-85160 \*E



# **Acronyms**

Acronym	Description			
BCD binary coded decimal				
BHE	byte high enable			
BLE	byte low enable			
CE	chip enable			
CMOS	complementary metal oxide semiconductor			
EIA	electronic industries alliance			
HSB	hardware store busy			
I/O	input/output			
nvSRAM	nonvolatile static random access memory			
ŌĒ	output enable			
PCB	Printed circuit board			
RoHS	restriction of hazardous substances			
RTC	real time clock			
RWI	read and write inhibited			
SRAM	static random access memory			
TSOP	thin small outline package			
WE	write enable			

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
F	farad			
Hz	hertz			
kHz	kilohertz			
kΩ	kilohm			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
μF	microfarad			
μS	microsecond			
ms	millisecond			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
ppm	parts per million			
sec	second			
V	volt			
W	watt			



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	431039	TUP	See ECN	New data sheet.
*A	489096	TUP	See ECN	Removed 48 SSOP Package Added 44 TSOPII and 54 TSOPII Packages Updated Part Numbering Nomenclature and Ordering Information Added Soft Sequence Processing Time Waveform Added RTC Characteristics Table Added RTC Recommended Component Configuration
*B	499597	PCI	See ECN	Removed 35ns speed bin Added 55ns speed bin. Updated AC table for the same Changed "Unlimited" read/write to "infinite" read/write Features section: Changed typical I <sub>CC</sub> at 200-ns cycle time to 8 mA Changed STORE cycles from 500K to 200K cycles. Shaded Commercial grade in operating range table. Modified Icc/Isb specs. Changed V <sub>CAP</sub> value in DC table Added 44 TSOP II in Thermal Resistance table Modified part nomenclature table. Changes reflected in the ordering information table.
*C	517793	TUP	See ECN	Removed 55ns speed bin Changed pinout for 44TSOPII and 54TSOPII packages Changed $I_{SB}$ to 1mA Changed $I_{CC4}$ to 3mA Changed $V_{CAP}$ min to 35 $\mu$ F Changed $V_{IH}$ max to $V_{CC}$ + 0.5 $V$ Changed $V_{IH}$ max to 15ns Changed $V_{IH}$ to 10ns Removed $V_{IH}$ to 10ns Added $V_{IH}$ to 1ns Added $V_{IH}$ to 1ns Added $V_{IH}$ max. of 70us Changed $V_{IH}$ max. of 70us min. to 70us max.
*D	825240	UHA	See ECN	Changed the data sheet from Advance information to Preliminary Changed $t_{DBE}$ to 10ns in 15ns part Changed $t_{HZBE}$ in 15ns part to 7ns and in 25ns part to10ns Changed $t_{BW}$ in 15ns part to 15ns and in 25ns part to 20ns Changed $t_{GLAX}$ to $t_{GHAX}$ Changed the value of $t_{CC3}$ to 25mA Changed the value of $t_{AW}$ in 15ns part to 15ns
*E	914280	UHA	See ECN	Changed the figure-14 title from 54-Pb to 54 Pin Included all the information for 45ns part in this data sheet



Document Title: CY14B104K/CY14B104M, 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock Document Number: 001-07103							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*F	1890926	vsutmp8 / AESA	See ECN	Added Footnote 1, 2 and 3. Updated Logic Block diagram Updated Pin definition Table Changed 8Mb Address expansion Pin from Pin 43 to Pin 42 for 44-TSOP II (x8) package. Corrected typo in $V_{\rm IL}$ min spec Changed the value of $I_{\rm CC3}$ from 25mA to 13mA Changed $I_{\rm SB}$ value from 1mA to 2mA Updated ordering information table Rearranging of Footnotes. Changed Package diagrams title. The pins X1 and X2 interchanged in 44TSOP II(x8) and 54TSOP II(x16) pinout diagram.			
*G	2267286	GVCH/ PYRS	See ECN	Rearranging of "Features" Added BHE and BLE Information in Pin Definitions Table Updated Figure 2 (Autostore mode) Updated footnote 6 RTC Register Map:Register 0x1FFF6:Changed D4 from ABE to 0 Register Map Detail:0x1FFF6:Changed D4 from ABE to 0 and removed ABE information Changed I <sub>CC2</sub> & I <sub>CC4</sub> from 3mA to 6mA Changed I <sub>CC3</sub> from 13mA to 15mA Changed I <sub>SB</sub> from 2mA to 3mA Added input leakage current (I <sub>IX</sub> ) for HSB in DC Electrical Characteristics table Changed Vcap from 35uF min and 57uF max value to 54uF min and 82uF max value Corrected typo in t <sub>DBE</sub> value from 22ns to 20ns for 45ns part Corrected typo in t <sub>HZBE</sub> value from 22ns to 15ns for 45ns part Corrected typo in t <sub>AW</sub> value from 15ns to 10ns for 15ns part Changed Vrtccap max from 2.7V to 3.6V Changed tRECALL from 100 to 200us Added footnote 10, 29 Reframed footnote 18, 25 Added footnote 18 to figure 8 (SRAM WRITE Cycle #1) Added footnote 18, 26 and 27 to figure 9 (SRAM WRITE Cycle #2)			
*H	2483627	GVCH / PYRS	See ECN	Removed 8 mA typical $I_{CC}$ at 200 ns cycle time in Feature section Referenced footnote 9 to $I_{CC3}$ in DC Characteristics table Changed $I_{CC3}$ from 15 mA to 35 mA Changed Vcap minimum value from 54 uF to 61 uF Changed $t_{AVAV}$ to $t_{RC}$ Changed $V_{RTCcap}$ minimum value from 1.2V to 1.5V Figure 12:Changed $t_{SA}$ to $t_{AS}$ and $t_{SCE}$ to $t_{CW}$			
*	2519319	GVCH/ PYRS	06/20/08	Added 20 ns access speed in "Features" Added I <sub>CC1</sub> for tRC=20 ns for both industrial and Commercial temperature Grade Updated Thermal resistance values for 44-TSOP II and 54-TSOP II packages Added AC Switching Characteristics specs for 20 ns access speed Added Software controlled STORE/RECALL cycle specs for 20 ns access speed Updated ordering information and Part numbering nomenclature			



tion Page 4: Updated Hardware store operation and Hardware RECALL (pow er-up) description Footnote 1 and 8 referenced for Mode selection Table Updated footnote 6 Page 6: updated Data protection description Page 6: Updated Starting and stopping the oscillator description Page 7: Updated Calibrating the clock description Page 7: Updated Alarm description Page 8: Added Flags register Added footnote 10 and 11 Updated Figure 4: Removed RF register and Changed C <sub>2</sub> value from 56pl 12pF Updated Register Map Table 3 Updated Register Map Table 3 Updated Register map detail Table 4 Maximum Ratings: Added Max. Accumulated storage time Changed Output short circuit current parameter name to DC output curre Changed I <sub>CC2</sub> from 6mA to 10mA Changed I <sub>CC4</sub> from 6mA to 5mA Updated I <sub>CC1</sub> , I <sub>CC3</sub> , I <sub>SB</sub> and I <sub>OZ</sub> Test conditions Changed I <sub>CC4</sub> pooltage max value from 82uF to 180uF Updated footnote 12 and 13 Added Data retention and Endurance Table Updated Input Rise and Fall time in AC test Conditions	Revision	ECN	Orig. of Change	Submission Date	Description of Change
updated tOCS value for room temperature from 5 to 1sec Referenced footnote 20 to t <sub>OHA</sub> parameter Updated All switching waveforms Updated footnote 20 Added Figure 11 (SRAM WRITE CYCLE:BHE and BLE controlled) Updated t <sub>DELAY</sub> value Added V <sub>HDIS</sub> , t <sub>HHHD</sub> and t <sub>LZHSB</sub> parameters			Change GVCH /	Date	Removed 15 ns access speed from "Features" Changed part number from CY14B104K/CY14B104M to CY14B104KA/CY14B104MA Updated Logic block diagram Updated footnote 1 Added footnote 2 Pin definition: Updated WE, HSB and NC pin description Page 4: Updated SRAM READ, SRAM WRITE, Autostore operation description Page 4: Updated Hardware store operation and Hardware RECALL (power-up) description Footnote 1 and 8 referenced for Mode selection Table Updated footnote 6 Page 6: Updated Data protection description Page 7: Updated Starting and stopping the oscillator description Page 7: Updated Calibrating the clock description Page 7: Updated Alarm description Page 8: Added Flags register Added footnote 10 and 11 Updated Figure 4: Removed RF register and Changed C <sub>2</sub> value from 56pF to 12pF Updated Register Map Table 3 Updated Register map detail Table 4 Maximum Ratings: Added Max. Accumulated storage time Changed Output short circuit current parameter name to DC output current Changed I <sub>CC2</sub> from 6mA to 10mA Changed I <sub>CC3</sub> from 6mA to 5mA Changed I <sub>CC4</sub> from 6mA to 5mA Updated I <sub>CC1</sub> (c <sub>C3</sub> , I <sub>SB</sub> and I <sub>OZ</sub> Test conditions Changed V <sub>CAP</sub> voltage max value from 82uF to 180uF Updated footnote 12 and 13 Added footnote 14 Added Data retention and Endurance Table Updated Input Rise and Fall time in AC test Conditions Changed tOCS value for minimum temperature from 10 to 2 sec updated flootnote 20 to t <sub>OHA</sub> parameter Updated Jeca (SRAM WRITE CYCLE:BHE and BLE controlled) Updated Teca (SRAM WRITE CYCLE:BHE and BLE controlled)
updated tOCS value for room temperature from 5 to 1sec Referenced footnote 20 to t <sub>OHA</sub> parameter Updated All switching waveforms Updated footnote 20 Added Figure 11 (SRAM WRITE CYCLE:BHE and BLE controlled) Updated t <sub>DELAY</sub> value					Changed tOCS value for minimum temperature from 10 to 2 sec updated tOCS value for room temperature from 5 to 1sec Referenced footnote 20 to t <sub>OHA</sub> parameter Updated All switching waveforms Updated footnote 20 Added Figure 11 (SRAM WRITE CYCLE:BHE and BLE controlled) Updated t <sub>DELAY</sub> value Added V <sub>HDIS</sub> , t <sub>HHHD</sub> and t <sub>LZHSB</sub> parameters Updated footnote 27 Added footnote 29 Software controlled STORE/RECALL Table: Changed t <sub>AS</sub> to t <sub>SA</sub> Changed t <sub>GHAX</sub> to t <sub>HA</sub>



Document	ocument Title: CY14B104K/CY14B104M, 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock ocument Number: 001-07103							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*K	2653928	GVCH/ PYRS	02/04/09	Changed Part number from CY14B104KA/CY14B104MA to CY14B104K/CY14B104M Updated Real Time Clock operation description Added factory default values to register map table 3 Added footnote 9 Updated Flag register description in Table 4 Updated C1, C2 values to 21pF, 21pF respectively Changed I <sub>BAK</sub> value from 350 nA to 450 nA at hot temperature Changed V <sub>RTCcap</sub> typical value from 2.4V to 3.0V Referenced Note 15 to parameters t <sub>LZCE</sub> , t <sub>HZCE</sub> , t <sub>LZOE</sub> , t <sub>LZDE</sub> , t <sub>LZBE</sub> , t <sub>LZWE</sub> , t <sub>HZWE</sub> and t <sub>HZBE</sub> Added footnote 22 Updated Figure 13				
**	2710240	GVCH / PYRS	05/22/09	Moved data sheet status from Preliminary to Final Changed pin names $X_1$ , $X_2$ to $X_{\text{out}}$ , $X_{\text{in}}$ respectively. Updated AutoStore operation Updated C1, C2 values to 12pF, 69pF from 21pF, 21pF respectively Updated $I_{\text{SB}}$ test condition Updated footnote 11 Updated $I_{\text{BAK}}$ and $V_{\text{RTCcap}}$ parameter values Added $I_{\text{BKCHG}}$ parameter to RTC characteristics table Added footnote 15 Referenced footnote 13 to $V_{\text{CCRISE}}$ , $I_{\text{HHHD}}$ and $I_{\text{LZHSB}}$ parameters Updated $I_{\text{HDIS}}$ parameter description				
*M	2738586	GVCH	07/15/09	Page 4: Updated Hardware STORE (HSB) operation description page 4: Updated Software STORE description Added best practices Updated t <sub>DELAY</sub> parameter description Updated footnote 25 and added footnote 32 Referenced footnote 32 to Figure 13 and Figure 14				
*N	2758397	GVCH / AESA	09/01/09	Removed commercial temperature related specifications Removed 20 ns access speed related specs Changed $V_{RTCbat}$ max value from 3.3V to 3.6V Changed $R_{BKCHG}$ min value from $450\Omega$ to $350\Omega$ Updated footnote 15				
*0	2826364	GVCH / PYRS	12/11/09	Changed STORE cycles to QuantumTrap from 200K to 1 Million Updated I <sub>BAK</sub> RTC backup current spec unit from nA to μA				
*P	2858300	GVCH	01/19/2010	Added Contents.				
*Q	2923475	GVCH / AESA	04/27/2010	Table 1: Added more clarity on HSB pin operation Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation Table 1: Added more clarity on BHE/BLE pin operation Updated HSB pin operation in Figure 13 Updated footnote 27 Updated Package Diagrams				
*R	3132368	GVCH	01/10/2011	Updated Setting the Clock description Added footnote 12 Updated W bit description in Register Map Detail table Updated Best Practices Updated input capacitance for BHE and BLE pin Updated input and output capacitance for HSB pin Added t <sub>RTCp</sub> parameter to RTC Characteristics table Figure 13: Typo error fixed Added Acronyms table and Document Conventions table				
*S	3150253	GVCH	01/21/2011	No technical updates.				



	Oocument Title: CY14B104K/CY14B104M, 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock Oocument Number: 001-07103							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*T	3208661	GVCH	03/29/2011	Updated thermal resistance values for all packages				
*U	3305495	GVCH	07/07/2011	Updated DC Electrical Characteristics (Added Note 17 and referred the same note in $V_{CAP}$ parameter). Updated AC Switching Characteristics (Added Note 23 and referred the same note in Parameters).				
*V	3327537	GVCH	07/25/2011	Updated 54-pin TSOP II package spec.				
*W	3580269	GVCH	04/12/2012	Updated Pin Definitions (Added Note 6 and referred the same note in V <sub>RTCcap</sub> , V <sub>RTCbat</sub> , Xout, Xin, INT pins). Added Note 22 and referred the same note in Figure 5. Updated Package Diagrams.				
*X	3610151	GVCH	05/07/2012	No technical updates.				
*Y	3643590	GVCH	06/13/2012	Updated DC Electrical Characteristics (Added $V_{VCAP}$ parameter and its details, added Note 17 and referred the same note in $V_{VCAP}$ parameter).				
*Z	3724863	GVCH	08/27/2012	Updated Real Time Clock Operation (description). Updated Maximum Ratings (Changed "Ambient temperature with power applied" to "Maximum junction temperature"). Updated Package Diagrams (spec 51-85160 (Changed revision from *C to *D)).				
AA	4048849	GVCH	07/03/2013	Updated Pin Definitions: Updated HSB pin description (Added more clarity). Updated Device Operation: Updated AutoStore Operation (Removed sentence "The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress."). Updated Real Time Clock Operation: Updated Backup Power (Added Note). Added RTC External Components. Moved Figure 5 from Flags Register section to RTC External Components section. Added PCB Design Considerations for RTC. Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E. Updated in new template.				
AB	4568935	GVCH	11/14/2014	Added documentation related hyperlink in page 1 Updated package diagram from 51-85160*D to 51-85160*E				

Document Number: 001-07103 Rev. AB



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

# PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com