



ST2329I

2-bit dual-supply level translator with auto-direction feature and integrated pull-up

Target specification

Features

- 18 Mbps (max.) data rate when driven by a totem pole driver
- 6.8 Mbps (max.) data rate when driven by an open drain pole driver
- Bidirectional level translation, without direction pin
- Wide V_L voltage range of 1.65 V to 3.6 V
- Wide V_{CC} voltage range of 1.80 V to 5.5 V
- Integrated 10 k Ω pull-up on both V_{CC} and V_L sides
- Power-down mode feature; when either supply is off, all I/Os are in high impedance
- Low quiescent current (max. 4 μ A)
- Able to be driven by totem pole and open drain drivers
- 5.5 V tolerant enable pin
- ESD performance on all pins: ± 2 kV HBM
- Small package and footprint - QFN10 (1.8 x 1.4 mm) package




Table 1. Device summary

Order code	Package	Packing
ST2329IQTR	QFN10 (1.8 x 1.4 mm)	Tape and reel (3000 parts per reel)

Applications

- Low voltage system level translation
- Mobile phones and other mobile devices
- I²C level translation
- UART level translation

Contents

1	Description	5
2	Pin configuration	6
2.1	Supplementary notes	7
2.1.1	Driver requirements	7
2.1.2	Load driving capability	7
2.1.3	Power-off feature	7
2.2	AC characteristics (device driven by open drain driver)	11
2.3	AC characteristics (device driven by totem pole driver)	13
3	Package information	16
4	Revision history	21

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	6
Table 3.	Truth table.	8
Table 4.	Absolute maximum ratings	8
Table 5.	Recommended operating conditions	8
Table 6.	DC characteristics (over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25\text{ }^{\circ}\text{C}$)	9
Table 7.	For test conditions: $V_L = 1.65$ to 1.8 V (load $C_L = 15\text{ pF}$; $R_{up} = 4.7\text{ k}\Omega$; driver $t_r = t_f \leq \text{ns}$) overtemperature range $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$	11
Table 8.	For test conditions: $V_L = 2.5$ to 2.7 V (load $C_L = 15\text{ pF}$; $R_{up} = 4.7\text{ k}\Omega$; driver $t_r = t_f \leq \text{ns}$) overtemperature range $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$	11
Table 9.	For test conditions: $V_L = 2.7$ to 3.6 V (load $C_L = 15\text{ pF}$; $R_{up} = 4.7\text{ k}\Omega$; driver $t_r = t_f \leq \text{ns}$) overtemperature range $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$	12
Table 10.	For test conditions: $V_L = 1.65$ to 1.8 V (load $C_L = 15\text{ pF}$; $R_{up} = 10\text{ k}\Omega$; driver $t_r = t_f \leq \text{ns}$) overtemperature range $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$	13
Table 11.	For test conditions: $V_L = 2.5$ to 2.7 V (load $C_L = 15\text{ pF}$; $R_{up} = 10\text{ k}\Omega$; driver $t_r = t_f \leq \text{ns}$) overtemperature range $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$	13
Table 12.	For test conditions: $V_L = 2.7$ to 3.6 V (load $C_L = 15\text{ pF}$; $R_{up} = 10\text{ k}\Omega$; driver $t_r = t_f \leq \text{ns}$) overtemperature range $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$	14
Table 13.	Test circuit	14
Table 14.	Waveform symbol value	15
Table 15.	Mechanical data for QFN10 ($1.8 \times 1.4 \times 0.5\text{ mm}$) - 0.40 mm pitch	17
Table 16.	Document revision history	21

List of figures

Figure 1.	Pin configuration	6
Figure 2.	Device block diagram	6
Figure 3.	Typical application diagram	7
Figure 4.	Test circuit	14
Figure 5.	Waveform - propagation delay ($f = 1$ MHz, 50% duty cycle).	15
Figure 6.	Waveform - output enable/disable ($f = 1$ MHz, 50% duty cycle).	15
Figure 7.	Package outline for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch	16
Figure 8.	Footprint recommendation for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch	17
Figure 9.	Carrier tape for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch	18
Figure 10.	Reel information for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch - back view	19
Figure 11.	Reel information for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch - front view.	20


1 Description

ST2329I is a 2-bit dual-supply level translator which provides the level shifting capability to allow data transfer in a multi-voltage system. Externally applied voltages, V_{CC} and V_L , set the logic levels on either side of the device. It utilizes a transmission gate based design that allows bidirectional level translation without a control pin.

The ST2329I accepts V_L from 1.65 V to 3.6 V and V_{CC} from 1.80 V to 5.5 V, making it ideal for data transfer between low-voltage ASICs/PLD and higher voltage systems. This device has a tri-state output mode which can be used to disable all the I/Os.

The ST2329I supports power-down mode when V_{CC} is grounded/floating and the device is disabled via the OE pin. The device has integrated 10 k Ω pull-ups on both sides.

Figure 3. Typical application diagram



1. External pull-up resistors are optional. Only needed if a pull-up value lower than 10 kΩ is desired.

2.1 Supplementary notes

2.1.1 Driver requirements

The ST2329I may be driven by an open drain or totem pole driver and the nature of the device output is “open drain”. It must not be used to drive a pull-down resistor as the impedance of the output at HIGH state depends on the pull-up resistor placed at the I/Os.

As the device has pull-up resistors on both I/O_{VCC} and I/O_{VL} ports, the user needs to ensure that the driver is able to sink the required amount of current. For example, if the settings are $V_{CC} = 5.5\text{ V}$, $V_L = 4.3\text{ V}$, and the pull-up resistor is 10 kΩ then the driver must be able to sink at least $(5.5\text{ V} / 10\text{ k}\Omega) + (4.3\text{ V} / 10\text{ k}\Omega) \approx 1\text{ mA}$ and still meet V_{IL} requirements of ST2329I.

2.1.2 Load driving capability

To support the open drain system, the one-shot transistor is turned on only during high transition at the output side. When it drives a high state, after the one-shot transistor turned off, only the pull-up resistor is able to maintain the state. In this case, the resistive load is not recommended.

2.1.3 Power-off feature

In some applications where it might be required to turn off one of the power supplies powering up the level translator, the user may turn OFF the V_{CC} only when the OE pin is low (device is disabled). There is no current consumption in V_L due to floating gates or other causes, and the I/Os are in a high impedance state in this mode.

Table 3. Truth table

Enable	Bidirectional input/output	
OE	I/O _{VCC}	I/O _{VL}
H ⁽¹⁾	H ⁽²⁾	H ⁽¹⁾
H ⁽¹⁾	L	L
L	Z ⁽³⁾	Z

1. High level V_L power supply referred.
2. High level V_{CC} power supply referred.
3. Z = high impedance.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _L	Supply voltage	−0.3 to 4.6	V
V _{CC}	Supply voltage	−0.3 to 6.5	V
V _{OE}	DC control input voltage	−0.3 to 6.5	V
V _{I/OVL}	DC I/O _{VL} input voltage (OE = GND or V _L)	−0.3 to V _L + 0.3	V
V _{I/OVCC}	DC I/O _{VCC} input voltage (OE = GND or V _L)	−0.3 to V _{CC} + 0.3	V
I _{IK}	DC input diode current	−20	mA
I _{I/OVL}	DC output current	±25	mA
I _{I/OVCC}	DC output current	±258	mA
I _{SCTOUT}	Short-circuit duration, continuous	40	mA
P _D	Power dissipation ⁽¹⁾	500	mW
T _{STG}	Storage temperature	−65 to 150	°C
TL	Lead temperature (10 seconds)	300	°C
ESD	Electrostatic discharge protection (HBM)	±2	KV

1. 500 mW: 65 °C derated to 300 mW by 10 mW/°C: 65 °C to 85 °C.

Table 5. Recommended operating conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _L	Supply voltage	1.65		3.6	V
V _{CC} ⁽¹⁾	Supply voltage	1.8		5.5	V
V _{OE}	Input voltage (OE output enable pin, V _L power supply referred)	0		3.6	V
V _{I/OVL}	I/O _{VL} voltage	0		V _L	V
V _{I/OVCC}	I/O _{VCC} voltage	0		V _{CC}	V
TOP	Operating temperature	−40		85	°C
dt/dV	Input rise and fall time	0		1	ns/V

1. V_{CC} must be greater than V_L.

Table 6. DC characteristics (over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25\text{ °C}$)

Symbol	Parameter	Test conditions			Value					Unit
		V _L	V _{CC}		T _A = 25 °C			–40 to 85 °C		
					Min.	Typ.	Max.	Min.	Max.	
V _{IHL}	High level input voltage on V _L side (I/O _{VL})	1.65	V _L to 5.5	—	1.4			1.4		V
		2.0			1.6			1.6		
		2.5			2.0			2.0		
		3.0			2.4			2.4		
		3.6			2.8			2.8		
V _{ILL}	Low level input voltage on V _L side (I/O _{VL})	1.65	V _L to 5.5	—			0.3		0.3	V
		2.0					0.4		0.4	
		2.5					0.5		0.5	
		3.0					0.6		0.6	
		3.6					0.8		0.8	
V _{IHC}	High level input voltage on V _{CC} side (I/O _{VCC})	1.65 to V _{CC}	1.65	—		1.4		1.6		V
			2.0			1.6		2.3		
			2.5			2.3		2.7		
			3.0			2.7		3.3		
			3.6			3.3		3.5		
			5.5			4.2		4.2		
V _{ILC}	Low level input voltage on V _{CC} side (I/O _{VCC})	1.65 to V _{CC}	1.65	—			0.3			V
			2.0				0.3			
			2.5				0.3			
			3.0				0.5			
			3.6				0.5			
			5.5				0.5			
V _{IH-OE}	High level input voltage (OE)	1.65	V _L to 5.5	—	1.0			1.0		V
		2.0			1.2			1.2		
		2.5			1.4			1.4		
		3.0			1.6			1.6		
		3.6			2.0			2.0		

Table 6. DC characteristics (over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25\text{ °C}$) (continued)

Symbol	Parameter	Test conditions			Value					Unit
		V _L	V _{CC}		T _A = 25 °C			–40 to 85 °C		
					Min.	Typ.	Max.	Min.	Max.	
V _{IL-OE}	Low level input voltage (OE)	1.65	V _L to 5.5	—			0.33		0.33	V
		2.0					0.40		0.40	
		2.5					0.50		0.50	
		3.0					0.60		0.60	
		3.6					0.75		0.75	
V _{OLL}	Low level output voltage (I/O _{VL})	1.65 to 3.6	V _L to 5.5	IO=1.0 mA I/O _{VCC} ≤ 0.15 V			0.40		0.40	V
V _{OLC}	Low level output voltage (I/O _{VCC})	1.65 to 3.6	V _L to 5.5	IO=1.0 mA I/O _{VL} ≤ 0.15 V			0.40		0.40	V
I _{OE}	Control input leakage current (OE)	1.65 to 3.6	V _L to 5.5	V _{OE} = GND or V _L			±0.1		±0.1	μA
I _{IO_LKG}	High impedance leakage current (I/O _{VL} , I/O _{VCC})	1.65 to 3.6	V _L to 5.5	OE = GND			±0.1		±0.1	μA
I _{QVCC}	Quiescent supply current V _{CC}	1.65 to 3.6	V _L to 5.5	Only pull-up resistor connected to I/O		3	3.5		6	μA
I _{QVL}	Quiescent supply current V _L	1.65 to 3.6	V _L to 5.5	Only pull-up resistor connected to I/O		0.01	0.1		1	μA
I _{Z-VCC}	High impedance quiescent supply current V _{CC}	1.65 to 3.6	V _L to 5.5	OE = GND; only pull-up resistor connected to I/O		3	3.5		6	μA
I _{Z-VL}	High impedance quiescent supply current V _L	1.65 to 3.6	V _L to 5.5	OE = GND; only pull-up resistor connected to I/O		0.01	0.1		1	μA

2.2 AC characteristics (device driven by open drain driver)

Table 7. For test conditions: $V_L = 1.65$ to 1.8 V (load $C_L = 15$ pF; $R_{up} = 4.7$ k Ω ; driver $t_r = t_f \leq 2$ ns) overtemperature range -40 °C to 85 °C

Symbol	Parameter	$V_{CC} = 1.8 - 2.5$ V		$V_{CC} = 2.7 - 3.6$ V		$V_{CC} = 4.3 - 5.5$ V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RVCC}	Rise time I/O $_{VCC}$		80		60		45	ns
t_{FVCC}	Fall time I/O $_{VCC}$		23.2		33.9		53.3	ns
t_{RVL}	Rise time I/O $_{VL}$		60		45		35	ns
t_{FVL}	Fall time I/O $_{VL}$		16.4		17.6		16.9	ns
$t_{I/OVL-VCC}$	Propagation delay time I/O $_{VL-LH}$ to I/O $_{VCC-LH}$ I/O $_{VL-HL}$ to I/O $_{VCC-HL}$	t_{PLH}	3.4		2			ns
		t_{PLH}	13.9		19.1		30.2	ns
$t_{I/OVCC-VL}$	Propagation delay time I/O $_{VCC-LH}$ to I/O $_{VL-LH}$ I/O $_{VCC-HL}$ to I/O $_{VL-HL}$	t_{PLH}	2		2		2.6	ns
		t_{PLH}	8.6		9		9.5	ns
$t_{PZL} \ t_{PZH}$ $t_{PLZ} \ t_{PHZ}$	Output enable and disable time	En	10		10		10	ns
		Dis	40		40		40	ns
D_R	Data rate ⁽¹⁾		1.8		2.2		3.4	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation is not less than 30%. Note that the R_{up} of 4.7 k Ω is an effective R pull-up value. Since the device has an integrated 10 k Ω pull-up resistor, an effective value of 4.7 k Ω is obtained by adding an external 8.9 k Ω pull-up resistor.

Table 8. For test conditions: $V_L = 2.5$ to 2.7 V (load $C_L = 15$ pF; $R_{up} = 4.7$ k Ω ; driver $t_r = t_f \leq 2$ ns) overtemperature range -40 °C to 85 °C

Symbol	Parameter	$V_{CC} = 2.7 - 3.6$ V		$V_{CC} = 4.3 - 5.5$ V		Unit
		Min.	Max.	Min.	Max.	
t_{RVCC}	Rise time I/O $_{VCC}$		70		50	ns
t_{FVCC}	Fall time I/O $_{VCC}$		14.8		19.1	ns
t_{RVL}	Rise time I/O $_{VL}$		50		35	ns
t_{FVL}	Fall time I/O $_{VL}$		9.8		10	ns
$t_{I/OVL-VCC}$	Propagation delay time I/O $_{VL-LH}$ to I/O $_{VCC-LH}$ I/O $_{VL-HL}$ to I/O $_{VCC-HL}$	t_{PLH}	2		2	ns
		t_{PLH}	8.2		11.6	ns
$t_{I/OVCC-VL}$	Propagation delay time I/O $_{VCC-LH}$ to I/O $_{VL-LH}$ I/O $_{VCC-HL}$ to I/O $_{VL-HL}$	t_{PLH}	2		2	ns
		t_{PLH}	5.3		5.9	ns
$t_{PZL} \ t_{PZH}$ $t_{PLZ} \ t_{PHZ}$	Output enable and disable time	En	6		6	ns
		Dis	40		40	ns
D_R	Data rate ⁽¹⁾		2.2		3.0	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation is not less than 30%. Note that the R_{up} of 4.7 k Ω is an effective R pull-up value. Since the device has an integrated 10 k Ω pull-up resistor, an effective value of 4.7 k Ω is obtained by adding an external 8.9 k Ω pull-up resistor.

Table 9. For test conditions: $V_L = 2.7$ to 3.6 V (load $C_L = 15$ pF; $R_{up} = 4.7$ k Ω ; driver $t_r = t_f \leq 2$ ns) overtemperature range -40 °C to 85 °C

Symbol	Parameter	$V_{CC} = 4.3 - 5.5$ V		Unit
		Min.	Max.	
t_{RVCC}	Rise time I/O $_{VCC}$		55	ns
t_{FVCC}	Fall time I/O $_{VCC}$		17.2	ns
t_{RVL}	Rise time I/O $_L$		40	ns
t_{FVL}	Fall time I/O $_L$		9.7	ns
$t_{I/OVL-VCC}$	Propagation delay time I/O $_{VL-LH}$ to I/O $_{VCC-LH}$ I/O $_{VL-HL}$ to I/O $_{VCC-HL}$	t_{PLH}	2	ns
		t_{PLH}	10.6	ns
$t_{I/OVCC-VL}$	Propagation delay time I/O $_{VCC-LH}$ to I/O $_{VL-LH}$ I/O $_{VCC-HL}$ to I/O $_{VL-HL}$	t_{PLH}	2	ns
		t_{PLH}	4.8	ns
t_{PZL} t_{PZH} t_{PLZ} t_{PHZ}	Output enable and disable time	En	6	ns
		Dis	40	ns
DR	Data rate ⁽¹⁾		3.0	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation is not less than 30%.
Note that the R_{up} of 4.7 k Ω is an effective R pull-up value. Since the device has an integrated 10 k Ω pull-up resistor, an effective value of 4.7 k Ω is obtained by adding an external 8.9 k Ω pull-up resistor.

2.3 AC characteristics (device driven by totem pole driver)

Table 10. For test conditions: $V_L = 1.65$ to 1.8 V (load $C_L = 15$ pF; $R_{up} = 10$ k Ω ; driver $t_r = t_f \leq 2$ ns) overtemperature range -40 °C to 85 °C

Symbol	Parameter	$V_{CC} = 1.8 - 2.5$ V		$V_{CC} = 2.7 - 3.6$ V		$V_{CC} = 4.3 - 5.5$ V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{RVCC}	Rise time I/O $_{VCC}$		7.2		4.6		1.4	ns
t_{FVCC}	Fall time I/O $_{VCC}$		23.2		33.9		53.3	ns
t_{RVL}	Rise time I/O $_{VL}$		5.9		5.7		5.5	ns
t_{FVL}	Fall time I/O $_{VL}$		16.4		17.6		16.9	ns
$t_{i/OVL-VCC}$	Propagation delay time I/O $_{VL-LH}$ to I/O $_{VCC-LH}$ I/O $_{VL-HL}$ to I/O $_{VCC-HL}$	t_{PLH}	5.5		4.1		3.6	ns
		t_{PLH}	13.9		19.1		30.2	ns
$t_{i/OVCC-VL}$	Propagation delay time I/O $_{VCC-LH}$ to I/O $_{VL-LH}$ I/O $_{VCC-HL}$ to I/O $_{VL-HL}$	t_{PLH}	4.5		3.9		3.6	ns
		t_{PLH}	8.6		9.0		9.5	ns
t_{PZL} t_{PZH} t_{PLZ} t_{PHZ}	Output enable and disable time	En	10		10		10	ns
		Dis	40		40		40	ns
D_R	Data rate ⁽¹⁾		6.4		4.5		3.0	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation is not less than 30%. Note that the R_{up} of 4.7 k Ω is an effective R pull-up value. Since the device has an integrated 10 k Ω pull-up resistor, an effective value of 4.7 k Ω is obtained by adding an external 8.9 k Ω pull-up resistor.

Table 11. For test conditions: $V_L = 2.5$ to 2.7 V (load $C_L = 15$ pF; $R_{up} = 10$ k Ω ; driver $t_r = t_f \leq 2$ ns) overtemperature range -40 °C to 85 °C

Symbol	Parameter	$V_{CC} = 2.7 - 3.6$ V		$V_{CC} = 4.3 - 5.5$ V		Unit
		Min.	Max.	Min.	Max.	
t_{RVCC}	Rise time I/O $_{VCC}$		3.8		2.8	ns
t_{FVCC}	Fall time I/O $_{VCC}$		14.8		19.1	ns
t_{RVL}	Rise time I/O $_{VL}$		3.3		3.2	ns
t_{FVL}	Fall time I/O $_{VL}$		9.8		10.0	ns
$t_{i/OVL-VCC}$	Propagation delay time I/O $_{VL-LH}$ to I/O $_{VCC-LH}$ I/O $_{VL-HL}$ to I/O $_{VCC-HL}$	t_{PLH}	3.2		2.8	ns
		t_{PLH}	8.2		11.6	ns
$t_{i/OVCC-VL}$	Propagation delay time I/O $_{VCC-LH}$ to I/O $_{VL-LH}$ I/O $_{VCC-HL}$ to I/O $_{VL-HL}$	t_{PLH}	2.6		2.0	ns
		t_{PLH}	5.3		5.9	ns
t_{PZL} t_{PZH} t_{PLZ} t_{PHZ}	Output enable and disable time	En	6		6	ns
		Dis	40		40	ns
DR	Data rate ⁽¹⁾		9		6.8	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation is not less than 30%. Note that the R_{up} of 4.7 k Ω is an effective R pull-up value. Since the device has an integrated 10 k Ω pull-up resistor, an effective value of 4.7 k Ω is obtained by adding an external 8.9 k Ω pull-up resistor.

Table 12. For test conditions: $V_L = 2.7$ to 3.6 V (load $C_L = 15$ pF; $R_{up} = 10$ k Ω ; driver $t_r = t_f \leq 2$ ns) overtemperature range -40 °C to 85 °C

Symbol	Parameter	$V_{CC} = 4.3 - 5.5$ V		Unit
		Min.	Max.	
t_{RVCC}	Rise time I/O $_{VCC}$		2.9	ns
t_{FVCC}	Fall time I/O $_{VCC}$		17.2	ns
t_{RVL}	Rise time I/O $_L$		3.0	ns
t_{FVL}	Fall time I/O $_L$		9.7	ns
$t_{I/OVL-VCC}$	Propagation delay time I/O $_{VL-LH}$ to I/O $_{VCC-LH}$ I/O $_{VL-HL}$ to I/O $_{VCC-HL}$	t_{PHL}	2.7	ns
		t_{PHL}	10.6	ns
$t_{I/OVCC-VL}$	Propagation delay time I/O $_{VCC-LH}$ to I/O $_{VL-LH}$ I/O $_{VCC-HL}$ to I/O $_{VL-HL}$	t_{PHL}	1.9	ns
		t_{PHL}	4.8	ns
t_{PZL} t_{PZH} t_{PLZ} t_{PHZ}	Output enable and disable time	En	6	ns
		Dis	40	ns
D_R	Data rate ⁽¹⁾		7.2	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation is not less than 30%.
Note that the R_{up} of 4.7 k Ω is an effective R pull-up value. Since the device has an integrated 10 k Ω pull-up resistor, an effective value of 4.7 k Ω is obtained by adding an external 8.9 k Ω pull-up resistor.

Figure 4. Test circuit




Table 13. Test circuit


Test	Switch		
	Driving I/O $_L$	Driving I/O $_{VCC}$	Open drain driving
t_{PLH} , t_{PHL}	Open	Open	Open

Note: The pull-up resistors shown in the above test circuit are optional and are only needed if total pull-up on either end of the level translator needs to be lower than 10 k Ω . In applications where 10 k Ω is sufficient, the external pull-up resistor is not required.

Table 14. Waveform symbol value


Symbol	Driving I/O _{VL}		Driving I/O _{VCC}	
	$1.8\text{ V} \leq V_L \leq V_{CC} \leq 2.5\text{ V}$	$3.3\text{ V} \leq V_L \leq V_{CC} \leq 5.0\text{ V}$	$1.8\text{ V} \leq V_L \leq V_{CC} \leq 2.5\text{ V}$	$3.3\text{ V} \leq V_L \leq V_{CC} \leq 5.0\text{ V}$
V _{IH}	V _L	V _L	V _{CC}	V _{CC}
V _{IM}	50% V _L	50% V _L	50% V _{CC}	50% V _{CC}
V _{OM}	50% V _{CC}	50% V _{CC}	50% V _{CC}	50% V _{CC}
V _X	V _{OL} +15 V	V _{OL} +0.3 V	V _{OL} +0.15 V	V _{OL} +0.3 V
V _Y	V _{OH} -15 V	V _{OH} -0.3 V	V _{OH} -0.15 V	V _{OH} -0.3 V

Figure 5. Waveform - propagation delay (f = 1 MHz, 50% duty cycle)



AM07322

Figure 6. Waveform - output enable/disable (f = 1 MHz, 50% duty cycle)



AM07323

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

Figure 1: Mechanical drawing of the Z8 connector. The drawing includes a Bottom view, Top view, and a side cross-sectional view. The Bottom view shows a rectangular connector with dimensions: width 10x, height 10x, and pin pitch e. The Top view shows a rectangular connector with dimensions: width D, height E, and pin pitch e/2. The side cross-sectional view shows the internal structure of the connector, including the seating plane and the leads.

Table 15. Mechanical data for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch

Symbol	millimeters			inches			Note
	Typ.	Min.	Max.	Typ.	Min.	Max.	
A	0.5	0.45	0.55	0.02	0.018	0.022	
A1	0.02	0	0.05	0.001	0	0.002	
A3	0.13			0.005			
b	0.2	0.15	0.25	0.008	0.006	0.01	
D	1.8	1.75	1.85	0.071	0.069	0.073	
E	1.4	1.35	1.45	0.055	0.053	0.057	
e	0.4			0.016			
L	0.4	0.35	0.45	0.016	0.014	0.018	

Figure 8. Footprint recommendation for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch




Figure 9. Carrier tape for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch




Figure 10. Reel information for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch - back view





Figure 11. Reel information for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.40 mm pitch - front view



4 Revision history

Table 16. Document revision history

Date	Revision	Changes
02-Mar-2011	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com