



DLP[®] Configuration PROM for DLPC410

Check for Samples: DLPR410, DLPR4101

FEATURES

- Pre-Programmed Xilinx(R) PROM Configures DLPC410
- Data Transfer up to 33 Mbps
- I/O Pins Compatible with 1.8 V to 3.3 V
- 1.8 V Supply Voltage
- -40°C to 85°C Operating Temperature Range
- Load 4 Enhanced Functionality (DLPR4101 only)

APPLICATIONS

- Industrial:
 - Direct Imaging Lithography
 - Laser Marking and Repair Systems
 - Computer-to-Plate Printers
 - Rapid Prototyping Machines and 3D Printers
 - 3D Scanners for Machine Vision and Quality Control
- Medical:
 - Phototherapy Devices
 - Ophthalmology
 - Vascular Imaging
 - Hyperspectral Imaging
 - 3D Scanners for Limb and Skin Measurement
 - Confocal Microscopes
- Display:
 - 3D Imaging Microscopes
 - Intelligent and Adaptive Lighting
 - Augmented Reality and Information Overlay

DESCRIPTION

The DLP Discovery 4100 offers the highest speed pattern rates in the DLP catalog portfolio with the option for random row addressing. The DLPR410 and DLPR4101 are programmed PROMs used to properly configure the DLPC410, which supports both the 0.7 XGA chipset and 0.95 1080p chipset.

The DLPR410 and DLPR4101 is one of multiple components in the DLP Discovery 4100 chipsets (see TI Literature Number DLPU008). A dedicated chipset provides developers easier access to the DMD as well as high speed, independent micromirror control. See the list of required chipset component in Table 1)

Table 1. DLP Discovery 4100 Chipset Configurations

		0.7 XGA Chipset	0.95 1080p Chipset			
Qty	TI Part	Description	Qty	TI Part	Description	
1	DLP7000	0.7 XGA Type A DMD (digital micromirror device)	1	DLP9500	0.95 1080p Type A DMD (digital micromirror device)	
1	DLPC410	DLP Discovery 4100 DMD Controller	1	DLPC410	DLP Discovery 4100 DMD Controller	
1	DLPR410 and DLPR4101	DLP Discovery 4100 Configuration PROM	1	DLPR410 and DLPR4101	DLP Discovery 4100 Configuration PROM	
1	DLPA200	DMD Micromirror Driver	2	DLPA200	DMD Micromirror Driver	

松

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION CONTINUED

The DLPC410 configuration program is only available on the DLPR410 and DLPR4101. Reliable function and operation of the DLPR410 and DLPR4101 requires that it be used in conjunction with the other components of the chipset see Figure 1. For more information on the chipset components, see DLP Discovery 4100 chipset data sheet.

For complete electrical and mechanical specifications of the DLPR410 and DLPR4101, see the XCF16P product specification at www.xilinx.com.




Figure 1. D4100 System Block Diagram

ORDERING INFORMATION

T _A	ORDERABLE PART NUMBER	Version	TOP-SIDE MARKING		
40°C to 95°C	DLPR410YVA	The DLPC410 will report version 5 when programed with this part	Silver Dot Located by Pin 1 (or white label with DDC4100-005) TI part number 2510442-0005		
–40°C to 85°C	DLPR4101YVA	The DLPC410 will report version 6 when programed with this part	Blue Dot Located by Pin 1, TI part number 2510442-0006		

Submit Documentation Feedback



DEVICE PART NUMBER NOMENCLATURE

Figure 2 provides a legend of reading the complete device name for any DLP device. The DLPR410YVA is functionally equivalent to TI part number 2510442-0005. The DLPR4101YVA is an enhanced functionality part that adds "Load 4" functionality and is functionally equivalent to TI part number 2510442-0006. For more information see the DLPC410 data sheet DLPS024.




Figure 2. Device Nomenclature

DEVICE MARKING

Figure 3 is an image of the Xilinx XCF16P PROM used for the DLPR410 and DLPR4101 device (DLPR4101 shown as example).



Figure 3. Top and Bottom View of the Xilinx XCF16P TFBGA

PIN FUNCTIONS

F	PIN		PIN I/O		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION		
A1	GND	-	Ground		
A2	GND	-	Ground		
А3	OE/RESET	I/O	Output Enable/Reset (Open-Drain I/O). When Low, this input holds the address counter reset and the DATA and CLKOUT outputs are placed in a high-impedance state. This is a bidirectional open-drain pin that is held Low while the PROM completes the internal power-on reset sequence. Polarity is not programmable.		
A4	DNC	_	Do Not Connect. Leave unconnected.		
A5	D6	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.		

Product Folder Links: DLPR410 DLPR4101



PIN FUNCTIONS (continued)

Р	IN		
NO.	NAME	I/O	DESCRIPTION
A6	D7	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.
B1	VCCINT	-	Positive 1.8 V supply voltage for internal logic.
B2	vcco	-	Positive 3.3 V, 2.5 V or 1.8 V supply voltage connected to the output voltage drivers and internal buffers.
В3	CLK	I	Configuration clock input. An internal programmable control bit selects between the internal oscillator and the CLK input pin as the clock source to control the configuration sequence. Each rising edge on the CLK input increments the internal address counter if the CLK input is selected, CE is Low, OE/RESET is High, BUSY is Low (parallel mode only), and CF is High.
В4	CE	I	Chip Enable Input. When $\overline{\text{CE}}$ is High, the device is put into low-power standby mode, the address couter is reset, and the DATA and CLKOUT outputs are placed in a high impedance state.
B5	D5	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.
B6	GND	=	Ground
C1	BUSY	I	Busy Input. The BUSY input is enabled when parallel mode is selected for configuration. When BUSY is High, the internal address counter stops incrementing and the current data remains on the data pins. On the first rising edge of CLK after BUSY transitions from High to Low, the data for the next address is driven on the data pins. When serial mode or decompression is enabled during device programming, the BUSY input is disabled. BUSY has an internal 50 k Ω resistive pull-down to GND to provide a logic 0 to the device if the pin is not driven.
C2	CLKOUT	0	Configuration Clock Output. An internal programmable control bit enables the CLKOUT signal, which is sourced from either the internal oscillator or the CLK input pin. Each rising edge of the selected clock source increments the internal address counter if data is available, $\overline{\text{CE}}$ is Low, and $\overline{\text{OE}/\text{RESET}}$ is High. Output data is available on the rising edige of CLKOUT. CLKOUT is disabled if $\overline{\text{CE}}$ is High or $\overline{\text{OE}/\text{RESET}}$ is Low. If decompression is enabled, CLKOUT is parked High when decompressed data is not ready. When CLKOUT is disabled, the CLKOUT pin is put into a high-impedance state. If CLKOUT is used, then it must be pulled High externally using a 4.7 k Ω pull-up to to V_{CCO} .
C3	DNC	-	Do Not Connect. Leave unconnected.
C4	DNC	-	Do Not Connect. Leave unconnected.
C5	D4	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.
C6	vcco	-	Positive 3.3 V, 2.5 V or 1.8 V supply voltage connected to the output voltage drivers and internal buffers.
D1	CF	I/O	Unused pin for JTAG instructions. If unused, the \overline{CF} pin must be pulled High using an external 4.7 k Ω pull-up to V _{CCO} .
D2	CEO	0	Chip Enable Output. Chip Enable Output is connected to the $\overline{\text{CE}}$ input of the next PROM in the chain. This output is Low when $\overline{\text{CE}}$ is Low and $\overline{\text{OE/RESET}}$ is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value or the PROM does not contain any blocks that correspond to the selected revision. $\overline{\text{CEO}}$ returns to High when $\overline{\text{OE/RESET}}$ goes Low or $\overline{\text{CE}}$ goes High.
D3	DNC	-	Do Not Connect. Leave unconnected.
D4	DNC	-	Do Not Connect. Leave unconnected.
D5	D3	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.
D6	vcco	-	Positive 3.3 V, 2.5 V or 1.8 V supply voltage connected to the output voltage drivers and internal buffers.
E1	VCCINT	-	Positive 1.8 V supply voltage for internal logic.



PIN FUNCTIONS (continued)

	PIN	1/2	DECODIDATION				
NO.	NAME	I/O	DESCRIPTION				
E2	TMS	I	Unused JTAG Mode Select Input. TMS has an internal 50 k Ω resistive pull-up to V _{CCJ} to provide a logic 1 to the device if the pin is not driven.				
E3	DNC	-	Do Not Connect. Leave unconnected.				
E4	DNC	-	Do Not Connect. Leave unconnected.				
E5	D2	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.				
E6	TDO	0	Unused JTAG Serial Data Output. TDO has an internal 50 k Ω resistive pull-up to V _{CCJ} to provide a logic 1 to the system if the pin is not driven.				
F1	GND	-	Ground				
F2	DNC	-	Do Not Connect. Leave unconnected.				
F3	DNC	-	Do Not Connect. Leave unconnected.				
F4	DNC	-	Do Not Connect. Leave unconnected.				
F5	GND	-	Ground				
F6	GND	-	Ground				
G1	TDI	I	Ununsed JTAG Serial Data Input. TDI has an internal 50 k Ω resistive pull-up to V _{CCJ} to provide a logic 1 to the device if the pin is not driven.				
G2	DNC	-	Do Not Connect. Leave unconnected.				
G3	REV_SEL0	I	Revision Select [1:0] Inputs. When the $\overline{\text{EN_EXT_SEL}}$ is Low, the Revision Select pins are used to select the design revision to be enabled, overriding the internal programmabled Revision Select control bits. The Revision Select [1:0] inputs have an internal 50 k Ω resistive pull-up to V_{CCO} to provide a logic 1 to the device if the pins are not driven.				
G4	REV_SEL1	I	Revision Select [1:0] Inputs. When the $\overline{\text{EN_EXT_SEL}}$ is Low, the Revision Select pins are used to select the design revision to be enabled, overriding the internal programmabled Revision Select control bits. The Revision Select [1:0] inputs have an internal 50 k Ω resistive pull-up to V _{CCO} to provide a logic 1 to the device if the pins are not driven.				
G5	vcco	-	Positive 3.3 V, 2.5 V or 1.8 V supply voltage connected to the output voltage drivers and internal buffers.				
G6	VCCINT	-	Positive 1.8 V supply voltage for internal logic.				
H1	GND	-	Ground				
H2	VCCJ	-	Positive 3.3 V or 2.5 V JTAG I/O supply voltage connected to the TDO output voltage driver and TCK, TMS and TDI input buffers.				
НЗ	тск	I	JTAG Clock Input. This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.				
H4	EN_EXT_SE	I	Unused Enable External Selection Input. $\overline{\text{EN_EXT_SEL}}$ has an internal 50 k Ω resisitive pullup to V _{CCO} to provide a logic 1 to the device if the pin is not driven.				
H5	D1	0	DATA output pin to provide parallel data for configuring the DLPC410 in SelectMap (parallel mode. Set to high-impedance state during ISPEN (when not clamped) and when serial mode is selected for configuration. Can be left unconnected when the PROM is used in serial mode.				
H6	D0	0	DATA output pin to provide data for configuring the DLPC410 in serial mode. Used with D1-D7 to provide data for configuring the DLPC410 in SelectMap (parallel) mode. Set to high-impedance state during ISPEN (when not clamped).				

Submit Documentation Feedback



Related Documents

Table 2. Related Documentation

Document	TI Literature Number
DLP® Discovery™ 4100 Chipset Datasheet	DLPU008
DLP7000 0.7 XGA Type-A DMD data sheet	DLPS026
DLP9500 0.95 1080p Type-A DMD data sheet	DLPS025
DLPC410 Digital Controller data sheet	DLPS024
DLPA200 DMD Micromirror Driver data sheet	DLPS015

ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{CCINT}	Internal supply voltage	Relative to ground	-0.5	2.7	V
V_{CCO}	I/O supply voltage	Relative to ground	-0.5	4.0	V
V	Input valtage with respect to ground	V _{CCO} < 2.5 V	-0.5	3.6	V
V_{IN}	Input voltage with respect to ground	V _{CCO} ≥ 2.5 V	-0.5	3.6	V
\/	Voltage applied to high impedance cutout	V _{CCO} < 2.5 V	-0.5	3.6	V
V_{TS}	Voltage applied to high-impedance output	V _{CCO} ≥ 2.5 V	-0.5	3.6	V
T _{stg}	Storage temperature	ambient	– 65	150	°C
TJ	Junction temperature			125	°C
V _{ESD}	Electrostatic discharge voltage	Human Body Model (3)	2000		V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

3) JEDEC Std JESD22-A114A (C1 = 100 pF, R1 = 1500 Ω, R2 = 500 Ω).

Supply Voltage Requirements for Power-On Reset and Power-Down⁽¹⁾

	PARAMETER	MIN	MAX	UNIT
T _{VCC}	V _{CCINT} rise time from 0V to nominal voltage (2)	0.2	50	ms
V_{CCPOR}	POR threshold for V _{CCINT} supply	0.5		V
T _{OER}	OE/RESET release delay following POR (3)	0.5	30	ms
V_{CCPD}	Power-down threshold for V _{CCINT} supply	ı	0.5	V
T _{RST}	Time required to trigger a device reset when the V_{CCINT} supply drops below the maximum V_{CCPD} threshold	10	-	ms

⁽¹⁾ V_{CCINT} , V_{CCO} and V_{CCJ} supplies can be applied in any order.

Submit Documentation Feedback

⁽²⁾ Maximum DC undershoot below GND must be limited to either 0.5 V or 10 mA. During transitions, the device pins can undershoot to - 2 V or overshoot to 7 V, provided this overshoot or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.

 ⁽²⁾ At power up, the device requires the V_{CCINT} power supply to monotonically rise to the nominal operating voltage within the specified T_{VCC} rise time. If the power supply cannot meet this requirement, then the device might not perform power-on-reset properly. See Figure 6, page 11 in the Xilinx XCF16P (v2.18) Product Specification for more information.

⁽³⁾ If the V_{CCINT} and V_{CCO} supplies do not reach their respective recommended operating conditions before the OE/RESET pin is released, then the configuration data from the PROM is not available at the recommended threshold levels. The configuration sequence must be delayed until both V_{CCINT} and V_{CCO} have reached their recommended operating conditions.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	NOM	MAX	UNIT	
V _{CCINT} Internal voltage supply		1.65	1.8	2.0	V
	3.3 V Operation	3.0	3.3	3.6	V
V _{CCO} Supply voltage for output drivers	2.5 V Operation	2.3	2.5	2.7	V
	1.8 V Operation	1.7	1.8	1.9	V
	3.3 V Operation	0	-	0.8	V
V _{IL} Low-level input voltage	2.5 V Operation	0	-	0.7	V
	1.8 V Operation	-	-	20% V _{CCO}	V
	3.3 V Operation	2.0	-	3.6	V
V _{IH} High-level input voltage	2.5 V Operation	1.7	-	3.6	V
VIII I light level input voltage	1.8 V Operation	70% of V _{CCO}	=	3.6	V
T _{IN} Input signal transition time (measure	-	-	500	ns	
V _O Output voltage	0	-	V _{cco}	V	
T _A Operating ambient temperature		-40	-	85	°C



REVISION HISTORY

Cł	hanges from Original (August 2012) to Revision A	Page
•	Changed the device From: Product Preview To: Production	1
CI	hanges from Revision A (September 2012) to Revision B	Page
•	Changed the top-side marking in the "ORDERING INFORMATION table	2
Cł	hanges from Revision B (March 2013) to Revision C	Page
•	Added Top View of Device	1
•	Added DLPR4101 "Load 4" enhanced functionality to Features	1
•	Added DLPR410 and DLPR4101 (enhanced functionality PROM part number) to DLPR410 throughout document	1
•	Added the Version column to the Ordering Inforamtion table	2
•	Added DLPR4101 as TI part number 2510442-0006	2
•	Added DLPR4101YVA as equivalent to TI part number 2510442-0006	3
•	Added Reference to DLPC410 Data sheet	3
•	Added DLPR410 to Figure 2	3
•	Added Top View of Device to Figure 3	3



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
DLPR410YVA	ACTIVE	DSBGA	YVA	48	3	Pb-Free (RoHS)	Call TI	Level-3-260C-168 HR			Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YVA (R-XBGA-N48)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
- E. Reference Product Data Sheet for array population. 6 x 8 matrix pattern is shown for illustration only.
- F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com