74LV74

Dual D-type flip-flop with set and reset; positive-edge trigger Rev. 3 — 9 September 2013 Product data sheet

1. General description

The 74LV74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs.

The set and reset are asynchronous active LOW inputs that operate independently of the clock input. Information on the data input is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

2. Features and benefits

- Wide supply voltage range from 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Direct interface with TTL levels (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114-A exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Specified from −40 °C to +85 °C and from −40 °C to +125 °C

3. Ordering information


Table 1. Ordering information


Type number	Package									
	Temperature range	Name	Description	Version						
74LV74N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1						
74LV74D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-						
74LV74DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-						
74LV74PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1						




Dual D-type flip-flop with set and reset; positive-edge trigger

4. Functional diagram






Dual D-type flip-flop with set and reset; positive-edge trigger



Dual D-type flip-flop with set and reset; positive-edge trigger

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1RD	1	asynchronous reset-direct input (active-LOW)
1D	2	data inputs
1CP	3	clock input (LOW-to-HIGH), edge-triggered)
1SD	4	asynchronous set-direct input (active-LOW)
1Q	5	true flip-flop outputs
1Q	6	complement flip-flop outputs
GND	7	ground (0 V)
2Q	8	complement flip-flop outputs
2Q	9	true flip-flop outputs
2SD	10	asynchronous set-direct input (active-LOW)
2CP	11	clock input (LOW-to-HIGH), edge-triggered)
2D	12	data inputs
2RD	13	asynchronous reset-direct input (active-LOW)
V _{CC}	14	supply voltage

Dual D-type flip-flop with set and reset; positive-edge trigger

6. Functional description

Table 3. Function table[1]

				Output				
nSD	nRD	nCP	nD	nQ	nQ	Q _{n+1}	nQ _{n+1}	
L	Н	X	X	Н	L	-	-	
Н	L	X	X	L	Н	-	-	
L	L	X	X	Н	Н	-	-	
Н	Н	\uparrow	L	-	-	L	Н	
Н	Н	\uparrow	Н	-	-	Н	L	

^[1] H = HIGH voltage level;

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage		<u>[1]</u>	-0.5	+7	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$		-	20	mA
VI	input voltage		<u>[1]</u>	-0.5	+7	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$		-	±50	mA
I _O	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	±50	mA
I _{GND}	ground current			-	±50	mA
T _{stg}	storage temperature			- 65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$				
		DIP16 package	<u>[</u>	2] _	750	mW
		SO16 package	<u>[</u>	3] _	500	mW
		(T)SSOP16 package	<u>[·</u>	<u>4]</u> _	400	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

X = don't care;

^{↑ =} LOW-to-HIGH clock transition;

 Q_{n+1} = state after the next LOW-to-HIGH CP transition

^[2] P_{tot} derates linearly with 12 mW/K above 70 °C.

^[3] P_{tot} derates linearly with 8 mW/K above 70 °C.

^[4] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

Dual D-type flip-flop with set and reset; positive-edge trigger

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage[1]		1.0	3.3	5.5	V
V_{I}	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$	0	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	0	-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	-	100	ns/V
		$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$	0	-	50	ns/V

^[1] LV is guaranteed to function down to V_{CC} = 1.0 V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V.

Dual D-type flip-flop with set and reset; positive-edge trigger

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +	85 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
	input voltage	V _{CC} = 2.3 V to 2.7 V	1.4	-	-	1.4	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		$V_{CC} = 4.5 \ V \text{ to } 5.5 \ V$	$0.7 \times V_{CC}$	-	-	$0.7 \times V_{CC}$	-	V
V_{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
	input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.6	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V	-	-	8.0	-	8.0	V
		$V_{CC} = 4.5 \ V \text{ to } 5.5 \ V$	-	-	$0.3 \times V_{CC}$	-	$0.3 \times V_{CC}$	
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $I_O = -100 \mu A$						
	output voltage	V _{CC} = 1.2 V	-	1.2		-		
		$V_{CC} = 2.0 \text{ V}$	1.8	2.0	-	1.8	-	V
		$V_{CC} = 2.7 \text{ V}$	2.5	2.7	-	2.5	-	V
		$V_{CC} = 3.0 \text{ V}$	2.8	3.0	-	2.8	-	V
		V _{CC} = 4.5 V	4.3	4.5	-	4.3	-	V
		standard outputs: $V_I = V_{IH}$ or V_{IL}						
		$V_{CC} = 3.0 \text{ V}; I_{O} = -6 \text{ mA}$	2.40	2.82	-	2.20	-	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = -12 \text{ mA}$	3.60	4.20	-	3.50	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $I_O = 100 \mu A$						
	output voltage	V _{CC} = 1.2 V	-	0	-	-	-	
		V _{CC} = 2.0 V	-	0	0.2		0.2	V
		V _{CC} = 2.7 V	-	0	0.2		0.2	V
		$V_{CC} = 3.0 \text{ V}$	-	0	0.2		0.2	V
		$V_{CC} = 4.5 \text{ V}$	-	0	0.2		0.2	V
		standard outputs: $V_I = V_{IH}$ or V_{IL}						
		$V_{CC} = 3.0 \text{ V}; I_{O} = 6 \text{ mA}$	-	0.25	0.40	-	0.50	V
		$V_{CC} = 4.5 \text{ V}; I_{O} = 12 \text{ mA}$	-	0.35	0.55	-	0.65	V
l _l	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	20	-	80	μΑ
ΔI_{CC}	additional supply current	$VI = V_{CC} - 0.6 V;$ $V_{CC} = 2.7 V \text{ to } 3.6 V$	-	-	500	-	850	μΑ
C _I	input capacitance		-	3.5	-			pF

^[1] Typical values are measured at T_{amb} = 25 °C.

Dual D-type flip-flop with set and reset; positive-edge trigger

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V): for test circuit, see Figure 8

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation	nCP to nQ, n \overline{Q} ; see Figure 6	[2]						
	delay	V _{CC} = 1.2 V		-	70	-	-	-	ns
		V _{CC} = 2.0 V		-	24	44	-	56	ns
		$V_{CC} = 2.7 \text{ V}$		-	18	28	-	41	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	13	26	-	33	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	11	-	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	<u>[4]</u>	-	9.5	17	-	23	ns
		$n\overline{SD}$ to nQ , $n\overline{Q}$; see Figure 7							
		$V_{CC} = 1.2 \text{ V}$		-	90	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	31	46	-	58	ns
		$V_{CC} = 2.7 \text{ V}$		-	23	34	-	43	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	17	27	-	34	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	<u>[4]</u>	-	12	19	-	24	ns
		$n\overline{RD}$ to nQ , $n\overline{Q}$; see Figure 7							
		$V_{CC} = 1.2 \text{ V}$		-	90	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	31	46	-	58	ns
		V _{CC} = 2.7 V		-	23	34	-	43	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	17	27	-	34	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	<u>[4]</u>	-	12	19	-	24	ns
t _W	pulse width	nCP input HIGH to LOW; see Figure 6							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		V _{CC} = 2.7 V		25	8	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	20	7	-	24	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[4]	15	6	-	18	-	ns
		nSD or nRD pulse width LOW; see Figure 7							
		V _{CC} = 2.0 V		34	10	-	41	-	ns
		$V_{CC} = 2.7 \text{ V}$		25	8	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	20	7	-	24	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[4]	15	6	-	18	-	ns

Dual D-type flip-flop with set and reset; positive-edge trigger

Table 7. Dynamic characteristics ...continued GND (ground = 0 V): for test circuit, see <u>Figure 8</u>

Symbol	Parameter	Conditions	Conditions		°C to +8	5 °C	-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
t _{rec}	recovery time	nRD; see Figure 7							
		V _{CC} = 1.2 V		-	5	-	-	-	ns
		V _{CC} = 2.0 V		14	2	-	15	-	ns
		$V_{CC} = 2.7 \text{ V}$		10	1	-	11	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	8	1	-	9	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[4]	6	1	-	7	-	ns
t _{su}	set-up time	nD to nCP; see Figure 6							
		V _{CC} = 1.2 V		-	10	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		22	4	-	26	-	ns
		$V_{CC} = 2.7 \text{ V}$		12	3	-	15	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	8	2	-	10	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[4]	6	1	-	8	-	ns
t _h	hold time	nD to nCP; see Figure 6							
		V _{CC} = 1.2 V		-	-10	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		3	-2	-	3	-	ns
		$V_{CC} = 2.7 \text{ V}$		3	-2	-	3	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3	-2	-	3	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		3	-2	-	3	-	ns
f _{max}	maximum	nCP; see Figure 6							
	frequency	$V_{CC} = 2.0 \text{ V}$		14	40	-	12	-	MHz
		$V_{CC} = 2.7 \text{ V}$		50	90	-	40	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	60	100	-	48	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	[4]	70	110	-	56	-	MHz
C_{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	<u>[5]</u>	-	24	-	-	-	pF

^[1] Typical values are measured at $T_{amb} = 25$ °C.

f_o = output frequency in MHz;

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.

^[2] t_{pd} is the same as t_{PHL} and t_{PLH} .


^[3] Typical value measured at V_{CC} = 3.3 V.


^[4] Typical values are measured at V_{CC} = 5.0 V.

^[5] C_{PD} is used to determine the dynamic power dissipation $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) (P_D \text{ in } \mu \text{W})$, where: $f_i = \text{input frequency in MHz}$;

Dual D-type flip-flop with set and reset; positive-edge trigger

11. Waveforms






and the nRD to nCP recovery time

Dual D-type flip-flop with set and reset; positive-edge trigger

Table 8. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
< 2.7 V	0.5V _{CC}	0.5V _{CC}
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	0.5V _{CC}	0.5V _{CC}



Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Test circuit for measuring switching times

Table 9. Test data


Supply voltage Input			Load	V _{EXT}	
	V _I	t _r , t _f	C _L	R _L	t _{PHL} , t _{PLH}
< 2.7 V	V_{CC}	2.5 ns	50 pF	1 kΩ	open
2.7 V to 3.6 V	2.7 V	2.5 ns	50 pF, 15 pF	1 kΩ	open
≥ 4.5 V	V _{CC}	2.5 ns	50 pF	1 kΩ	open

Dual D-type flip-flop with set and reset; positive-edge trigger

12. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001	SC-501-14			99-12-27 03-02-13

Fig 9. Package outline SOT27-1 (DIP14)

74LV74


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Dual D-type flip-flop with set and reset; positive-edge trigger

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012			99-12-27 03-02-19	

Fig 10. Package outline SOT108-1 (SO14)

74LV74

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2013. All rights reserved.

74LV74 **NXP Semiconductors**

Dual D-type flip-flop with set and reset; positive-edge trigger

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT337-1		MO-150			99-12-27 03-02-19

Fig 11. Package outline SOT337-1 (SSOP14)

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2013. All rights reserved.

74LV74 **NXP Semiconductors**

Dual D-type flip-flop with set and reset; positive-edge trigger

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT402-1		MO-153			99-12-27 03-02-18

Fig 12. Package outline SOT402-1 (TSSOP14)

Dual D-type flip-flop with set and reset; positive-edge trigger

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74LV74 v.3	20130909	Product data sheet	-	74LV74_CNV v.2					
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 								
	 Legal texts have been adapted to the new company name where appropriate. 								
	 Family data added, see <u>Section 9 "Static characteristics"</u> 								
74LV74_CNV v.2	April 1998	Product specification	-	-					

Dual D-type flip-flop with set and reset; positive-edge trigger

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LV74

Dual D-type flip-flop with set and reset; positive-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Dual D-type flip-flop with set and reset; positive-edge trigger

17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history 16
15	Legal information
15.1	Data sheet status 17
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com