SMJ320VC5416 Fixed-Point Digital Signal Processor

Data Manual

Literature Number: SGUS035A April 2003 - Revised July 2003

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.







REVISION HISTORY

REVISION	DATE	PRODUCT STATUS	HIGHLIGHTS
*	March 2003	Production Data	Original
А	July 2003	Production Data	Limit changes

Contents

Se	ection			Page
1	SMJ32	20VC5416	Features	1
2	Introd	uction		2
	2.1	Descript	ion	2
	2.2	•	gnments	
		2.2.1	Pin Assignments for the HFG Package	
	2.3		Descriptions	
3		-	rview	
•	3.1			
	0.1	3.1.1	Data Memory	
		3.1.2	Program Memory	
		3.1.3	Extended Program Memory	
	3.2		ROM With Bootloader	
	3.3	•	RAM	
	3.4	•	Memory Security	
	3.5		Map	
	3.3	3.5.1	Relocatable Interrupt Vector Table	
	0.6		•	
	3.6		Peripherals	
		3.6.1	Software-Programmable Wait-State Generator	
		3.6.2	Programmable Bank-Switching	
	0.7	3.6.3	Bus Holders	
	3.7		I/O Ports	
		3.7.1	Enhanced 8-/16-Bit Host-Port Interface (HPI8/16)	
		3.7.2	HPI Nonmultiplexed Mode	
	3.8		nnel Buffered Serial Ports (McBSPs)	
	3.9		re Timer	
	3.10		enerator	
	3.11		ed External Parallel Interface (XIO2)	
	3.12		ontroller	
		3.12.1	Features	
		3.12.2	DMA External Access	
		3.12.3	DMA Memory Map	
		3.12.4	DMA Priority Level	
		3.12.5	DMA Source/Destination Address Modification	
		3.12.6	DMA in Autoinitialization Mode	
		3.12.7	DMA Transfer Counting	
		3.12.8	DMA Transfer in Doubleword Mode	32
		3.12.9	DMA Channel Index Registers	32
		3.12.10	DMA Interrupts	
		3.12.11	DMA Controller Synchronization Events	
	3.13	General-	-Purpose I/O Pins	34
		3.13.1	McBSP Pins as General-Purpose I/O	
		3.13.2	HPI Data Pins as General-Purpose I/O	
	3.14	Device I	D Register	35
	3.15	Memory-	-Mapped Registers	35
	3.16		Control Registers and Subaddresses	
	3.17		bbank Addressed Registers	



	3.18	Interrupts	S	41
4	Docum	nentation	Support	42
5	Electri	cal Speci	fications	43
	5.1	Absolute	Maximum Ratings	43
	5.2	Recomm	nended Operating Conditions	43
	5.3	Electrica	I Characteristics Over Recommended Operating Case Temperature Range	
		(Unless (Otherwise Noted)	
	5.4	0	Thermal Resistance Characteristics	
	5.5		arameter Symbology	
	5.6	Internal (Oscillator With External Crystal	45
	5.7	Clock Op	otions	46
		5.7.1	Divide-By-Two and Divide-By-Four Clock Options	46
		5.7.2	Multiply-By-N Clock Option (PLL Enabled)	48
	5.8	Memory	and Parallel I/O Interface Timing	49
		5.8.1	Memory Read	49
		5.8.2	Memory Write	52
		5.8.3	I/O Read	53
		5.8.4	I/O Write	54
	5.9	Ready Ti	iming for Externally Generated Wait States	55
	5.10	-	nd HOLDA Timings	
	5.11		IO, Interrupt, and MP/MC Timings	
	5.12		on Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings	
	5.13		Flag (XF) and TOUT Timings	
	5.14		nnel Buffered Serial Port (McBSP) Timing	
		5.14.1	McBSP Transmit and Receive Timings	
		5.14.2	McBSP General-Purpose I/O Timing	
		5.14.3	McBSP as SPI Master or Slave Timing	
	5.15	Host-Por	t Interface Timing	
		5.15.1	HPI8 Mode	
		5.15.2	HPI16 Mode	
6	Mecha		a	
-	6.1		Quad Flatpack Mechanical Data	



SGUS035A

List of Figures

Figure	Page
2-1. 164-Pin HFG Ceramic Quad Flatpack (Top View)	4
3-1. SMJ320VC5416 Functional Block Diagram	10
3-2. Program and Data Memory Map	13
3-3. Extended Program Memory Map	13
3-4. Processor Mode Status (PMST) Register	14
3-5. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]	
3-6. Software Wait-State Control Register (SWCR) [MMR Address 002Bh]	17
3-7. Bank-Switching Control Register (BSCR) [MMR Address 0029h]	17
3-8. Host-Port Interface — Nonmultiplexed Mode	20
3-9. HPI Memory Map	21
3-10. Multichannel Control Registers (MCR1 and MCR2)	23
3-11. Pin Control Register (PCR)	23
3-12. Nonconsecutive Memory Read and I/O Read Bus Sequence	26
3-13. Consecutive Memory Read Bus Sequence (n = 3 reads)	27
3-14. Memory Write and I/O Write Bus Sequence	28
3-15. DMA Transfer Mode Control Register (DMMCRn)	29
3-16. On-Chip DMA Memory Map for Program Space (DLAXS = 0 and SLAXS = 0)	30
3-17. On-Chip DMA Memory Map for Data and IO Space (DLAXS = 0 and SLAXS = 0)	31
3-18. DMPREC Register	32
3-19. General-Purpose I/O Control Register (GPIOCR) [MMR Address 003Ch]	34
3-20. General-Purpose I/O Status Register (GPIOSR) [MMR Address 003Dh]	34
3-21. Device ID Register (CSIDR) [MMR Address 003Eh]	35
3–22. IFR and IMR	41
5-1. 3.3-V Test Load Circuit	44
5-2. Internal Divide-by-Two Clock Option With External Crystal	46
5–3. External Divide-by-Two Clock Timing	47
5-4. Multiply-by-One Clock Timing	48
5-5. Nonconsecutive Mode Memory Reads	50
5-6. Consecutive Mode Memory Reads	51
5-7. Memory Write (MSTRB = 0)	52
5-8. Parallel I/O Port Read (IOSTRB = 0)	53
5-9. Parallel I/O Port Write (IOSTRB = 0)	54
5-10. Memory Read With Externally Generated Wait States	56
5-11. Memory Write With Externally Generated Wait States	57
5-12. I/O Read With Externally Generated Wait States	58
5-13. I/O Write With Externally Generated Wait States	59
5-14. HOLD and HOLDA Timings (HM = 1)	61
5-15. Reset and BIO Timings	
5–16. Interrupt Timing	63
5-17. MP/MC Timing	63



Figures

5-18.	Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings	64
5-19.	External Flag (XF) Timing	65
5-20.	TOUT Timing	65
5-21.	McBSP Receive Timings	67
5-22.	McBSP Transmit Timings	68
5-23.	McBSP General-Purpose I/O Timings	69
5-24.	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0	70
5-25.	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0	71
5-26.	McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1	72
5-27.	McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1	73
5-28.	Using HDS to Control Accesses (HCS Always Low)	76
5-29.	Using HCS to Control Accesses	77
5-30.	HINT Timing	77
5-31.	GPIOx Timings	77
5-32.	Nonmultiplexed Read Timings	80
5-33.	Nonmultiplexed Write Timings	81
5-34.	HRDY Relative to CLKOUT	81
6_1 9	SM I320VC5416 164-Pin Ceramic Quad Flatnack (HEG)	82

List of Tables

Table	Page
2-1. Terminal Assignments for the SMJ320VC5416HFG (164-Pin CQFP Package)†	3
2-2. Signal Descriptions	5
3-1. Standard On-Chip ROM Layout†	
3-2. Processor Mode Status (PMST) Register Bit Fields	15
3-3. Software Wait-State Register (SWWSR) Bit Fields	16
3-4. Software Wait-State Control Register (SWCR) Bit Fields	17
3-5. Bank-Switching Control Register (BSCR) Fields	18
3-6. Bus Holder Control Bits	19
3-7. Sample Rate Input Clock Selection	23
3-8. Clock Mode Settings at Reset	
3-9. DMD Section of the DMMCRn Register	
3-10. DMA Reload Register Selection	
3-11. DMA Interrupts	
3-12. DMA Synchronization Events	
3-13. DMA Channel Interrupt Selection	
3-14. CPU Memory-Mapped Registers	
3-15. Peripheral Memory-Mapped Registers for Each DSP Subsystem	
3-16. McBSP Control Registers and Subaddresses	
3-17. DMA Subbank Addressed Registers	
3-18. Interrupt Locations and Priorities	
5-1. Thermal Resistance Characteristics	
5-2. Input Clock Frequency Characteristics	
5-3. Clock Mode Pin Settings for the Divide-By-2 and By Divide-by-4 Clock Options	
5-4. Divide-By-2 and Divide-by-4 Clock Options Timing Requirements	
5-5. Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics	
5-6. Multiply-By-N Clock Option Timing Requirements	
5-7. Multiply-By-N Clock Option Switching Characteristics	
5-8. Memory Read Timing Requirements	
5-9. Memory Read Switching Characteristics	
5-10. Memory Write Switching Characteristics	
5-11. I/O Read Timing Requirements	
5-12. I/O Read Switching Characteristics	
5-13. I/O Write Switching Characteristics	
5-14. Ready Timing Requirements for Externally Generated Wait States†	
5-15. Ready Switching Characteristics for Externally Generated Wait States†	
5-16. HOLD and HOLDA Timing Requirements	
5-17. HOLD and HOLDA Switching Characteristics	
5-18. Reset, BIO, Interrupt, and MP/MC Timing Requirements	
5-19. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Switching Characterist	
5-20. External Flag (XF) and TOUT Switching Characteristics	
5-21. McBSP Transmit and Receive Timing Requirements†	
5-22. McBSP Transmit and Receive Switching Characteristics†	
5-23. McBSP General-Purpose I/O Timing Requirements	
5-24. McBSP General-Purpose I/O Switching Characteristics	
5-25. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)7 5-26. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)	
5-20. IVICEOF AS OF I IVIASIE! OF STAVE SWITCHING CHARACTERSTICS (OLNOTP = 100, OLNAP = 0)	/1 /0



Tables

5-27.	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)†	71
5-28.	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)†	71
5-29.	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)†	72
5-30.	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)†	72
5-31.	McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)†	73
5-32.	McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)†	73
5-33.	HPI8 Mode Timing Requirements	74
5-34.	HPI8 Mode Switching Characteristics	75
5-35.	HPI16 Mode Timing Requirements	78
5-36	HPI16 Mode Switching Characteristics	70



1 SMJ320VC5416 Features

- Processed to MIL-PRF-38535 (QML)
- Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
- 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
- 17 x 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
- Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
- Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Data Bus With a Bus Holder Feature
- Extended Addressing Mode for 8M x 16-Bit Maximum Addressable External Program Space
- 128K x 16-Bit On-Chip RAM Composed of:
 - Eight Blocks of 8K x 16-Bit On-Chip Dual-Access Program/Data RAM
 - Eight Blocks of 8K x 16-Bit On-Chip Single-Access Program RAM
- 16K x 16-Bit On-Chip ROM Configured for Program Memory
- Enhanced External Parallel Interface (XIO2)
- Single-Instruction-Repeat and Block-Repeat Operations for Program Code
- Block-Memory-Move Instructions for Better Program and Data Management

- Instructions With a 32-Bit Long Word Operand
- Instructions With Two- or Three-Operand Reads
- Arithmetic Instructions With Parallel Store and Parallel Load
- Conditional Store Instructions
- Fast Return From Interrupt
- On-Chip Peripherals
 - Software-Programmable Wait-State Generator and Programmable Bank-Switching
 - On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
 - One 16-Bit Timer
 - Six-Channel Direct Memory Access (DMA) Controller
 - Three Multichannel Buffered Serial Ports (McBSPs)
 - 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
- Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
- CLKOUT Off Control to Disable CLKOUT
- On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1[†] (JTAG) Boundary Scan Logic
- 164-Pin Ceramic Quad Flatpack (CQFP) (HFG Suffix)
- 10-ns Single-Cycle Fixed-Point Instruction Execution Time (100 MIPS)
- 3.3-V I/O Supply Voltage
- 1.5-V Core Supply Voltage
- -55°C to 115°C Operating Temperature Range, QML Processing

[†] IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

2 Introduction

This section describes the main features of the SMJ320VC5416, lists the pin assignments, and describes the function of each pin. This data manual also provides a detailed description section, electrical specifications, parameter measurement information, and mechanical data about the available packaging.

NOTE: This data manual is designed to be used in conjunction with the *TMS320C54x*™ *DSP Functional Overview* (literature number SPRU307).

2.1 Description

The SMJ320VC5416 fixed-point, digital signal processor (DSP) (hereafter referred to as the 5416 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The 5416 also includes the control mechanisms to manage interrupts, repeated operations, and function calls.

2.2 Pin Assignments

Figure 2-1 provides the pin assignments for the 164-pin ceramic quad flatpack (CQFP) package.

Table 2-2 lists terminal names, terminal functions, and operating modes for the SMJ320VC5416.



Table 2-1. Terminal Assignments for the SMJ320VC5416HFG (164-Pin CQFP Package)[†]


PIN NUMBER	PIN NAME						
1	V_{SS}	42	V_{SS}	83	V_{SS}	124	A19
2	NC	43	BCLKR1	84	BCLKX1	125	A20
3	A22	44	HCNTL0	85	BFSX1	126	NC
4	NC	45	V _{SS}	86	BDX1	127	V _{SS}
5	V _{SS}	46	BCLKR0	87	DV_DD	128	DV _{DD}
6	DV _{DD}	47	BCLKR2	88	CLKMD1	129	D6
7	A10	48	BFSR0	89	CLKMD2	130	D7
8	HD7	49	BFSR2	90	CLKMD3	131	D8
9	A11	50	BDR0	91	HPI16	132	D9
10	A12	51	HCNTL1	92	HD2	133	D10
11	A13	52	V _{SS}	93	TOUT	134	D11
12	A14	53	BDR2	94	EMU0	135	V _{SS}
13	A15	54	CV _{DD}	95	EMU1/OFF	136	CV _{DD}
14	NC	55	BCLKX0	96	TDO	137	D12
15	CV _{DD}	56	BCLKX2	97	V _{SS}	138	HD4
16	HAS	57	NC	98	TDI	139	D13
17	V _{SS}	58	V _{SS}	99	CV _{DD}	140	D14
18	CV _{DD}	59	HINT	100	TRST	141	D15
19	HCS	60	NC	101	TCK	142	HD5
20	HR/₩	61	CV _{DD}	102	TMS	143	V _{SS}
21	READY	62	BFSX0	103	V _{SS}	144	NC
22	PS	63	BFSX2	104	NC	145	HDS1
23	CV _{DD}	64	HRDY	105	CV _{DD}	146	V _{SS}
24	DS	65	DV _{DD}	106	HPIENA	147	HDS2
25	V _{SS}	66	V _{SS}	107	V _{SS}	148	DV _{DD}
26	ĪS	67	HD0	108	CV _{DD}	149	A0
27	R/W	68	BDX0	109	CLKOUT	150	A1
28	MSTRB	69	BDX2	110	HD3	151	CV _{DD}
29	IOSTRB	70	CV _{DD}	111	X1	152	A2
30	MSC	71	ĪACK	112	X2/CLKIN	153	V _{SS}
31	XF	72	V _{SS}	113	RS	154	АЗ
32	HOLDA	73	HBIL	114	D0	155	HD6
33	ĪĀQ	74	NMI	115	D1	156	A4
34	HOLD	75	ĪNT0	116	D2	157	A5
35	BIO	76	ĪNT1	117	D3	158	A6
36	MP/MC	77	ĪNT2	118	D4	159	A7
37	DV_DD	78	ĪNT3	119	D5	160	A8
38	NC	79	NC	120	A16	161	A9
39	V _{SS}	80	CV _{DD}	121	V _{SS}	162	CV _{DD}
40	BDR1	81	HD1	122	A17	163	A21
41	BFSR1	82	NC	123	A18	164	V _{SS}

 $^{^{\}dagger}$ DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU, and V_{SS} is the ground for both the I/O pins and the core CPU.

2.2.1 Pin Assignments for the HFG Package

The SMJ320VC5416HFG 164-pin ceramic quad flatpack (CQFP) pin assignments are shown in Figure 2-1.

HFG PACKAGE†‡ (TOP VIEW)



NC - No internal connection

Figure 2-1. 164-Pin HFG Ceramic Quad Flatpack (Top View)

[†] NC = No connection

[‡] DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU, and V_{SS} is the ground for both the I/O pins and the core CPU.

2.3 **Signal Descriptions**

Table 2-2 lists each signal, function, and operating mode(s) grouped by function. See Section 2.2 for exact pin locations based on package type.

Table 2-2. Signal Descriptions

_	Table 2-2. Signal Descriptions				
TERMINAL I/O†		I/O†	DESCRIPTION		
			DATA SIGNALS		
A22 A21 A20 A19 A18 A17 A16	(MSB)	I/O/Z ^{‡§}	Parallel address bus A22 [most significant bit (MSB)] through A0 [least significant bit (LSB)]. The sixteen LSB lines, A0 to A15, are multiplexed to address external memory (program, data) or I/O. The seven MSB lines, A16 to A22, address external program space memory. A22-A0 is placed in the high-impedance state in the hold mode. A22-A0 also goes into the high-impedance state when OFF is low. A17-A0 are inputs in HPI16 mode. These pins can be used to address internal memory via the host-port interface (HPI) when the HPI16 pin is high. These pins also have Schmitt trigger inputs.		
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2			The address bus has a bus holder feature that eliminates passive components and the power dissipation associated with them. The bus holder keeps the address bus at the previous logic level when the bus goes into a high-impedance state.		
A1 A0	(LSB)				
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	(MSB)	I/O/Z ^{‡§}	Parallel data bus D15 (MSB) through D0 (LSB). D15-D0 is multiplexed to transfer data between the core CPU and external data/program memory or I/O devices or HPI in HPI16 mode (when HPI16 pin is high). D15-D0 is placed in the high-impedance state when not outputting data or when RS or HOLD is asserted. D15-D0 also goes into the high-impedance state when OFF is low. These pins also have Schmitt trigger inputs. The data bus has a bus holder feature that eliminates passive components and the power dissipation associated with them. The bus holder keeps the data bus at the previous logic level when the bus goes into the high-impedance state. The bus holders on the data bus can be enabled/disabled under software control.		

[†] I = Input, O = Output, Z = High-impedance, S = Supply † These pins have Schmitt trigger inputs.

[§] This pin has an internal bus holder controlled by way of the BSCR register.

This pin has an internal pullup resistor.

[#] This pin has an internal pulldown resistor.

Table 2-2. Signal Descriptions (Continued)

TERMINAL Not Descriptions (Continued)				
I/O†	DESCRIPTION			
INITIALIZATION, INTERRUPT AND RESET OPERATIONS				
O/Z	Interrupt acknowledge signal. IACK indicates receipt of an interrupt and that the program counter is fetching the interrupt vector location designated by A15-A0. IACK also goes into the high-impedance state when OFF is low.			
1	External user interrupt inputs. INTO-INT3 are maskable and are prioritized by the interrupt mask register (IMR) and the interrupt mode bit. INTO -INT3 can be polled and reset by way of the interrupt flag register (IFR).			
I	Nonmaskable interrupt. NMI is an external interrupt that cannot be masked by way of the INTM or the IMR. When NMI is activated, the processor traps to the appropriate vector location.			
1	Reset. $\overline{\text{RS}}$ causes the digital signal processor (DSP) to terminate execution and forces the program counter to 0FF80h. When $\overline{\text{RS}}$ is brought to a high level, execution begins at location 0FF80h of program memory. $\overline{\text{RS}}$ affects various registers and status bits.			
I	Microprocessor/microcomputer mode select. If active low at reset, microcomputer mode is selected, and the internal program ROM is mapped into the upper 16K words of program memory space. If the pin is driven high during reset, microprocessor mode is selected, and the on-chip ROM is removed from program space. This pin is only sampled at reset, and the MP/MC bit of the processor mode status (PMST) register can override the mode that is selected at reset.			
	MULTIPROCESSING SIGNALS			
1	Branch control. A branch can be conditionally executed when $\overline{\text{BIO}}$ is active. If low, the processor executes the conditional instruction. The $\overline{\text{BIO}}$ condition is sampled during the decode phase of the pipeline for the XC instruction, and all other instructions sample $\overline{\text{BIO}}$ during the read phase of the pipeline.			
O/Z	External flag output (latched software-programmable signal). XF is set high by the SSBX XF instruction, set low by RSBX XF instruction or by loading ST1. XF is used for signaling other processors in multiprocessor configurations or used as a general-purpose output pin. XF goes into the high-impedance state when OFF is low, and is set high at reset.			
	MEMORY CONTROL SIGNALS			
O/Z	Data, program, and I/O space select signals. DS, PS, and TS are always high unless driven low for communicating to a particular external space. Active period corresponds to valid address information. DS, PS, and TS are placed into the high-impedance state in the hold mode; these signals also go into the high-impedance state when OFF is low.			
O/Z	Memory strobe signal. MSTRB is always high unless low-level asserted to indicate an external bus access to data or program memory. MSTRB is placed in the high-impedance state in the hold mode; it also goes into the high-impedance state when OFF is low.			
I	Data ready. READY indicates that an external device is prepared for a bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. Note that the processor performs ready detection if at least two software wait states are programmed. The READY signal is not sampled until the completion of the software wait states.			
O/Z	Read/write signal. R/\overline{W} indicates transfer direction during communication to an external device. R/\overline{W} is normally in the read mode (high), unless it is asserted low when the DSP performs a write operation. R/\overline{W} is placed in the high-impedance state in the hold mode; and it also goes into the high-impedance state when \overline{OFF} is low.			
O/Z	I/O strobe signal. $\overline{\text{IOSTRB}}$ is always high unless low-level asserted to indicate an external bus access to an I/O device. $\overline{\text{IOSTRB}}$ is placed in the high-impedance state in the hold mode; it also goes into the high-impedance state when $\overline{\text{OFF}}$ is low.			
I	Hold input. HOLD is asserted to request control of the address, data, and control lines. When acknowledged by the 5416, these lines go into the high-impedance state.			



[†] I = Input, O = Output, Z = High-impedance, S = Supply

† These pins have Schmitt trigger inputs.

§ This pin has an internal bus holder controlled by way of the BSCR register.

† This pin has an internal pullup resistor.

This pin has an internal pulldown resistor.

Table 2-2. Signal Descriptions (Continued)

TERMINAL NAME	I/O†	DESCRIPTION			
MEMORY CONTROL SIGNALS (CONTINUED)					
HOLDA	O/Z	Hold acknowledge. HOLDA indicates to the external circuitry that the processor is in a hold state and that the address, data, and control lines are in the high-impedance state, allowing them to be available to the external circuitry. HOLDA also goes into the high-impedance state when OFF is low. This pin is driven high during reset.			
MSC	O/Z	Microstate complete. MSC indicates completion of all software wait states. When two or more software wait states are enabled, the MSC pin goes active at the beginning of the first software wait state and goes inactive high at the beginning of the last software wait state. If connected to the READY input, MSC forces one external wait state after the last internal wait state is completed. MSC also goes into the high-impedance state when OFF is low.			
IAQ	O/Z	Instruction acquisition signal. $\overline{\text{IAQ}}$ is asserted (active low) when there is an instruction address on the address bus and goes into the high-impedance state when $\overline{\text{OFF}}$ is low.			
		TIMER SIGNALS			
CLKOUT	O/Z	Clock output signal. CLKOUT can represent the machine-cycle rate of the CPU divided by 1, 2, 3, or 4 as configured in the bank-switching control register (BSCR). Following reset, CLKOUT represents the machine-cycle rate divided by 4.			
CLKMD1 [‡] CLKMD2 [‡] CLKMD3 [‡]	I	Clock mode select signals. CLKMD1-CLKMD3 allow the selection and configuration of different clock modes such as crystal, external clock, and PLL mode. The external CLKMD1-CLKMD3 pins are sampled to determine the desired clock generation mode while $\overline{\text{RS}}$ is low. Following reset, the clock generation mode can be reconfigured by writing to the internal clock mode register in software.			
X2/CLKIN [‡]	I	Clock/oscillator input. If the internal oscillator is not being used, X2/CLKIN functions as the clock input. (This is revision-dependent, see Section 3.10 for additional information.)			
X1	0	Output pin from the internal oscillator for the crystal. If the internal oscillator is not used, X1 should be left unconnected. X1 does not go into the high-impedance state when $\overline{\text{OFF}}$ is low. (This is revision-dependent, see Section 3.10 for additional information.)			
тоит	O/Z	Timer output. TOUT signals a pulse when the on-chip timer counts down past zero. The pulse is one CLKOUT cycle wide. TOUT also goes into the high-impedance state when $\overline{\text{OFF}}$ is low.			
MULTICH	ANNEL BUF	FERED SERIAL PORT 0 (McBSP #0), MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP #1), AND MULTICHANNEL BUFFERED SERIAL PORT 2 (McBSP #2) SIGNALS			
BCLKR0 [‡] BCLKR1 [‡] BCLKR2 [‡]	I/O/Z	Receive clock input. BCLKR can be configured as an input or an output; it is configured as an input following reset. BCLKR serves as the serial shift clock for the buffered serial port receiver.			
BDR0 BDR1 BDR2	1	Serial data receive input			
BFSR0 BFSR1 BFSR2	I/O/Z	Frame synchronization pulse for receive input. BFSR can be configured as an input or an output; it is configured as an input following reset. The BFSR pulse initiates the receive data process over BDR.			
BCLKX0 [‡] BCLKX1 [‡] BCLKX2 [‡]	I/O/Z	Transmit clock. BCLKX serves as the serial shift clock for the McBSP transmitter. BCLKX can be configured as an input or an output, and is configured as an input following reset. BCLKX enters the high-impedance state when OFF goes low.			
BDX0 BDX1 BDX2	O/Z	Serial data transmit output. BDX is placed in the high-impedance state when not transmitting, when RS is asserted, or when OFF is low.			
BFSX0 BFSX1 BFSX2	I/O/Z	Frame synchronization pulse for transmit input/output. The BFSX pulse initiates the data transmit process over BDX. BFSX can be configured as an input or an output, and is configured as an input following reset. BFSX goes into the high-impedance state when \overline{OFF} is low.			

[†] I = Input, O = Output, Z = High-impedance, S = Supply † These pins have Schmitt trigger inputs. § This pin has an internal bus holder controlled by way of the BSCR register.

[¶] This pin has an internal pullup resistor.
This pin has an internal pulldown resistor.

Table 2-2. Signal Descriptions (Continued)

TERMINAL NAME	I/O†	DESCRIPTION			
HOST-PORT INTERFACE SIGNALS					
HD0-HD7 ^{‡§}	I/O/Z	Parallel bidirectional data bus. The HPI data bus is used by a host device bus to exchange information with the HPI registers. These pins can also be used as general-purpose I/O pins. HD0-HD7 is placed in the high-impedance state when not outputting data or when $\overline{\text{OFF}}$ is low. The HPI data bus includes bus holders to reduce the static power dissipation caused by floating, unused pins. When the HPI data bus is not being driven by the 5416, the bus holders keep the pins at the previous logic level. The HPI data bus holders are disabled at reset and can be enabled/disabled via the HBH bit of the BSCR. These pins also have Schmitt trigger inputs.			
HCNTL0 [¶] HCNTL1 [¶]	I	Control inputs. HCNTL0 and HCNTL1 select a host access to one of the three HPI registers. The control inputs have internal pullups that are only enabled when HPIENA = 0. These pins are not used when HPI16 = 1.			
HBIL [¶]	I	Byte identification. HBIL identifies the first or second byte of transfer. The HPIL input has an internal pullup resistor that is only enabled when HPIENA = 0. This pin is not used when HPI16 = 1.			
HCS ^{‡¶}	I	Chip select. HCS is the select input for the HPI and must be driven low during accesses. The chip select input has an internal pullup resistor that is only enabled when HPIENA = 0.			
HDS1 ^{‡¶} HDS2 ^{‡¶}	I	Data strobe. HDS1 and HDS2 are driven by the host read and write strobes to control the transfer. The strobe inputs have internal pullup resistors that are only enabled when HPIENA = 0.			
HAS ^{‡¶}	I	Address strobe. Host with multiplexed address and data pins requires HAS to latch the address in the HPIA register. HAS input has an internal pullup resistor that is only enabled when HPIENA = 0.			
HR/W [¶]	I	Read/write. HR/\overline{W} controls the direction of the HPI transfer. HR/\overline{W} has an internal pullup resistor that is only enabled when $HPIENA = 0$.			
HRDY	O/Z	Ready output. HRDY goes into the high-impedance state when OFF is low. The ready output informs the host when the HPI is ready for the next transfer. This pin is driven high during reset.			
HINT	O/Z	Interrupt output. This output is used to interrupt the host. When the DSP is in reset, $\overline{\text{HINT}}$ is driven high. $\overline{\text{HINT}}$ goes into the high-impedance state when $\overline{\text{OFF}}$ is low. This pin is not used when HPI16 = 1.			
HPIENA#	I	HPI module select. HPIENA must be tied to DV_{DD} to have HPI selected. If HPIENA is left open or connected to ground, the HPI module is not selected, internal pullup for the HPI input pins are enabled, and the HPI data bus has holders set. HPIENA is provided with an internal pulldown resistor that is always active. HPIENA is sampled when $\overline{\text{RS}}$ goes high and is ignored until $\overline{\text{RS}}$ goes low again. This pin should never be changed while reset is high			
HPI16 [#]	I	HPI16 mode selection			
SUPPLY PINS					
CV _{SS}	S	Ground. Dedicated ground for the core CPU			
CV _{DD}	S	+V _{DD} . Dedicated power supply for the core CPU			
DV _{SS}	S	Ground. Dedicated ground for I/O pins			
DV_DD	S	+V _{DD} . Dedicated power supply for I/O pins			



[†] I = Input, O = Output, Z = High-impedance, S = Supply
† These pins have Schmitt trigger inputs.
§ This pin has an internal bus holder controlled by way of the BSCR register.

This pin has an internal pullup resistor.

[#] This pin has an internal pulldown resistor.

Table 2-2. Signal Descriptions (Continued)

TERMINAL NAME	I/O†	DESCRIPTION					
	TEST PINS						
TCK ^{‡¶}	I	IEEE standard 1149.1 test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The changes on test access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge of TCK.					
TDI¶	I	IEEE standard 1149.1 test data input. Pin with internal pullup device. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.					
TDO	O/Z	IEEE standard 1149.1 test data output. The contents of the selected register (instruction or data) are shifted of TDO on the falling edge of TCK. TDO is in the high-impedance state except when the scanning of data progress. TDO also goes into the high-impedance state when OFF is low.					
TMS [¶]	1	IEEE standard 1149.1 test mode select. Pin with internal pullup device. This serial control input is clocked into the TAP controller on the rising edge of TCK.					
TRST#	I	IEEE standard 1149.1 test reset. TRST, when high, gives the IEEE standard 1149.1 scan system control of the operations of the device. If TRST is not connected or driven low, the device operates in its functional mode, and the IEEE standard 1149.1 signals are ignored. Pin with internal pulldown device.					
EMU0	I/O/Z	Emulator 0 pin. When TRST is driven low, EMU0 must be high for activation of the OFF condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output by way of the IEEE standard 1149.1 scan system.					
emulator system and is defined as input/output by way of IEEE standard 1149 driven low, EMU1/OFF is configured as OFF. The EMU1/OFF signal, when active the high-impedance state. Note that OFF is used exclusively for testing an		EMU0 = high					

[†] I = Input, O = Output, Z = High-impedance, S = Supply ‡ These pins have Schmitt trigger inputs. § This pin has an internal bus holder controlled by way of the BSCR register. ¶ This pin has an internal pullup resistor. # This pin has an internal pulldown resistor.

3 **Functional Overview**

The following functional overview is based on the block diagram in Figure 3-1.




Figure 3-1. SMJ320VC5416 Functional Block Diagram

3.1 Memory

The 5416 device provides both on-chip ROM and RAM memories to aid in system performance and integration.

3.1.1 Data Memory

The data memory space addresses up to 64K of 16-bit words. The device automatically accesses the on-chip RAM when addressing within its bounds. When an address is generated outside the RAM bounds, the device automatically generates an external access.

The advantages of operating from on-chip memory are as follows:

- Higher performance because no wait states are required
- Higher performance because of better flow within the pipeline of the central arithmetic logic unit (CALU)
- Lower cost than external memory
- Lower power than external memory

The advantage of operating from off-chip memory is the ability to access a larger address space.



3.1.2 Program Memory

Software can configure their memory cells to reside inside or outside of the program address map. When the cells are mapped into program space, the device automatically accesses them when their addresses are within bounds. When the program-address generation (PAGEN) logic generates an address outside its bounds, the device automatically generates an external access. The advantages of operating from on-chip memory are as follows:

- · Higher performance because no wait states are required
- Lower cost than external memory
- · Lower power than external memory

The advantage of operating from off-chip memory is the ability to access a larger address space.

3.1.3 Extended Program Memory

The 5416 uses a paged extended memory scheme in program space to allow access of up to 8192K of program memory. In order to implement this scheme, the 5416 includes several features which are also present on C548/549/5410:

- Twenty-three address lines, instead of sixteen
- · An extra memory-mapped register, the XPC
- Six extra instructions for addressing extended program space

Program memory in the 5416 is organized into 128 pages that are each 64K in length.

The value of the XPC register defines the page selection. This register is memory-mapped into data space to address 001Eh. At a hardware reset, the XPC is initialized to 0.

3.2 On-Chip ROM With Bootloader

The 5416 features a 16K-word \times 16-bit on-chip maskable ROM that can only be mapped into program memory space.

Customers can arrange to have the ROM of the 5416 programmed with contents unique to any particular application.

A bootloader is available in the standard 5416 on-chip ROM. This bootloader can be used to automatically transfer user code from an external source to anywhere in the program memory at power up. If MP/MC of the device is sampled low during a hardware reset, execution begins at location FF80h of the on-chip ROM. This location contains a branch instruction to the start of the bootloader program.

The standard 5416 devices provide different ways to download the code to accommodate various system requirements:

- Parallel from 8-bit or 16-bit-wide EPROM
- Parallel from I/O space, 8-bit or 16-bit mode
- Serial boot from serial ports, 8-bit or 16-bit mode
- Host-port interface boot
- Warm boot

The standard on-chip ROM layout is shown in Table 3-1.

Table 3-1. Standard On-Chip ROM Layout[†]

ADDRESS RANGE	DESCRIPTION		
C000h-D4FFh	ROM tables for the GSM EFR speech codec		
D500h-F7FFh	Reserved		
F800h-FBFFh	Bootloader		
FC00h-FCFFh	μ-Law expansion table		
FD00h-FDFFh	A-Law expansion table		
FE00h-FEFFh	Sine look-up table		
FF00h-FF7Fh	Reserved [†]		
FF80h-FFFFh	Interrupt vector table		

[†] In the 5416 ROM, 128 words are reserved for factory device-testing purposes. Application code to be implemented in on-chip ROM must reserve these 128 words at addresses FF00h-FF7Fh in program space.

3.3 **On-Chip RAM**

The 5416 device contains 64K-word × 16-bit of on-chip dual-access RAM (DARAM) and 64K-word × 16-bit of on-chip single-access RAM (SARAM).

The DARAM is composed of eight blocks of 8K words each. Each block in the DARAM can support two reads in one cycle, or a read and a write in one cycle. Four blocks of DARAM are located in the address range 0080h-7FFFh in data space, and can be mapped into program/data space by setting the OVLY bit to one. The other four blocks of DARAM are located in the address range 18000h-1FFFFh in program space. The DARAM located in the address range 18000h-1FFFFh in program space can be mapped into data space by setting the DROM bit to one.


The SARAM is composed of eight blocks of 8K words each. Each of these eight blocks is a single-access memory. For example, an instruction word can be fetched from one SARAM block in the same cycle as a data word is written to another SARAM block. The SARAM is located in the address range 28000h-2FFFFh, and 38000h-3FFFFh in program space.

3.4 **On-Chip Memory Security**

The 5416 device has a maskable option to protect the contents of on-chip memories. When the ROM protect bit is set, no externally originating instruction can access the on-chip memory spaces; HPI writes have no restriction, but HPI reads are restricted to 4000h - 5FFFh.



3.5 Memory Map



Address ranges for on-chip DARAM in data memory are: DARAM

DARAM0: 0080h-1FFFh; DARAM1: 2000h-3FFFh DARAM2: 4000h-5FFFh; DARAM3: 6000h-7FFFh DARAM4: 8000h-9FFFh; DARAM5: A000h-BFFFh DARAM6: C000h-DFFFh; DARAM7: E000h-FFFFh

Figure 3-2. Program and Data Memory Map





Figure 3-3. Extended Program Memory Map

3.5.1 Relocatable Interrupt Vector Table

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the code at the vector location. Four words, either two 1-word instructions or one 2-word instruction, are reserved at each vector location to accommodate a delayed branch instruction which allows branching to the appropriate interrupt service routine without the overhead.

At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However, these vectors can be remapped to the beginning of any 128-word page in program space after device reset. This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register with the appropriate 128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new 128-word page.

NOTE: The hardware reset (RS) vector cannot be remapped because the hardware reset loads the IPTR with 1s. Therefore, the reset vector is always fetched at location FF80h in program space.



LEGEND: R = Read, W = Write

Figure 3-4. Processor Mode Status (PMST) Register

Table 3-2. Processor Mode Status (PMST) Register Bit Fields

BIT RESET		RESET					
NO.	NAME	VALUE	FUNCTION				
15-7	IPTR	1FFh	Interrupt vector pointer. The 9-bit IPTR field points to the 128-word program page where the interrupt vectors reside. The interrupt vectors can be remapped to RAM for boot-loaded operations. At reset, these bits are all set to 1; the reset vector always resides at address FF80h in program memory space. The RESET instruction does not affect this field.				
			Microprocessor/microcomputer mode. MP/MC enables/disables the on-chip ROM to be addressable in program memory space.				
		MP/MC	MP/MC = 0: The on-chip ROM is enabled and addressable.				
6	MP/MC	pin	☐ MP/MC = 1: The on-chip ROM is not available.				
			MP/MC is set to the value corresponding to the logic level on the MP/MC pin when sampled at reset. This pin is not sampled again until the next reset. The RESET instruction does not affect this bit. This bit can also be set or cleared by software.				
			RAM overlay. OVLY enables on-chip dual-access data RAM blocks to be mapped into program space. The values for the OVLY bit are:				
5	OVLY	0	OVLY = 0: The on-chip RAM is addressable in data space but not in program space.				
			OVLY = 1: The on-chip RAM is mapped into program space and data space. Data page 0 (addresses 0h to 7Fh), however, is not mapped into program space.				
		S 0	Address visibility mode. AVIS enables/disables the internal program address to be visible at the address pins.				
4	AVIS		AVIS = 0: The external address lines do not change with the internal program address. Control and data lines are not affected and the address bus is driven with the last address on the bus.				
			AVIS = 1: This mode allows the internal program address to appear at the pins of the 5416 so that the internal program address can be traced. Also, it allows the interrupt vector to be decoded in conjunction with IACK when the interrupt vectors reside on on-chip memory.				
			DROM enables on-chip DARAM4-7 to be mapped into data space. The DROM bit values are:				
3	DROM	0	DROM = 0: The on-chip DARAM4-7 is not mapped into data space.				
			☐ DROM = 1: The on-chip DARAM4-7 is mapped into data space.				
2	CLKOFF	0	CLOCKOUT off. When the CLKOFF bit is 1, the output of CLKOUT is disabled and remains at a high level.				
1	SMUL	N/A	Saturation on multiplication. When SMUL = 1, saturation of a multiplication result occurs before performing the accumulation in a MAC of MAS instruction. The SMUL bit applies only when OVM = 1 and FRCT = 1.				
0	SST	N/A	Saturation on store. When SST = 1, saturation of the data from the accumulator is enabled before storing in memory. The saturation is performed after the shift operation.				

3.6 On-Chip Peripherals


The 5416 device has the following peripherals:

- Software-programmable wait-state generator
- Programmable bank-switching
- A host-port interface (HPI8/16)
- Three multichannel buffered serial ports (McBSPs)
- A hardware timer
- A clock generator with a multiple phase-locked loop (PLL)
- Enhanced external parallel interface (XIO2)
- A DMA controller (DMA)

3.6.1 Software-Programmable Wait-State Generator

The software wait-state generator of the 5416 can extend external bus cycles by up to fourteen machine cycles. Devices that require more than fourteen wait states can be interfaced using the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are automatically disabled. Disabling the wait-state generator clocks reduces the power consumption of the 5416.

The software wait-state register (SWWSR) controls the operation of the wait-state generator. The 14 LSBs of the SWWSR specify the number of wait states (0 to 7) to be inserted for external memory accesses to five separate address ranges. This allows a different number of wait states for each of the five address ranges. Additionally, the software wait-state multiplier (SWSM) bit of the software wait-state control register (SWCR) defines a multiplication factor of 1 or 2 for the number of wait states. At reset, the wait-state generator is initialized to provide seven wait states on all external memory accesses. The SWWSR bit fields are shown in Figure 3–5 and described in Table 3–3.




LEGEND: R=Read, W=Write, 0=Value after reset

Figure 3-5. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]

Table 3-3. Software Wait-State Register (SWWSR) Bit Fields

BIT		RESET	FUNCTION			
NO.	NAME	VALUE	FUNCTION			
15	XPA	0	Extended program address control bit. XPA is used in conjunction with the program space fields (bits 0 through 5) to select the address range for program space wait states.			
14-12	I/O	111	I/O space. The field value (0-7) corresponds to the base number of wait states for I/O space accesses within addresses 0000-FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.			
11-9	Data	111	Upper data space. The field value (0-7) corresponds to the base number of wait states for external data space accesses within addresses 8000-FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.			
8-6	Data	111	Lower data space. The field value (0-7) corresponds to the base number of wait states for external data space accesses within addresses 0000-7FFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.			
			Upper program space. The field value (0-7) corresponds to the base number of wait states for external program space accesses within the following addresses:			
5-3	5-3 Program		☐ XPA = 0: xx8000 - xxFFFFh			
			☐ XPA = 1: 400000h - 7FFFFFh			
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.			
			Program space. The field value (0-7) corresponds to the base number of wait states for external program space accesses within the following addresses:			
2-0	Program	111	☐ XPA = 0: xx0000 - xx7FFFh			
			☐ XPA = 1: 000000 - 3FFFFFh			
			The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.			

The software wait-state multiplier bit of the software wait-state control register (SWCR) is used to extend the base number of wait states selected by the SWWSR. The SWCR bit fields are shown in Figure 3–6 and described in Table 3–4.



LEGEND: R = Read, W = Write

Figure 3-6. Software Wait-State Control Register (SWCR) [MMR Address 002Bh]

Table 3-4. Software Wait-State Control Register (SWCR) Bit Fields

PIN		RESET	FUNCTION		
NO.	NAME	VALUE	FUNCTION		
15-1	Reserved	0	These bits are reserved and are unaffected by writes.		
0	SWSM	0	Software wait-state multiplier. Used to multiply the number of wait states defined in the SWWSR by a factor of 1 or 2. SWSM = 0: wait-state base values are unchanged (multiplied by 1).		
			SWSM = 1: wait-state base values are multiplied by 2 for a maximum of 14 wait states.		

3.6.2 Programmable Bank-Switching

Programmable bank-switching logic allows the 5416 to switch between external memory banks without requiring external wait states for memories that need additional time to turn off. The bank-switching logic automatically inserts one cycle when accesses cross a 32K-word memory-bank boundary inside program or data space.

Bank-switching is defined by the bank-switching control register (BSCR), which is memory-mapped at address 0029h. The bit fields of the BSCR are shown in Figure 3–7 and are described in Table 3–5.

R = Read, W = Write




Figure 3-7. Bank-Switching Control Register (BSCR) [MMR Address 0029h]

Table 3-5. Bank-Switching Control Register (BSCR) Fields

BIT	NAME	RESET VALUE	FUNCTION			
			Consecutive bank-switching. Specifies the bank-switching mode.			
15	CONSEC†	1	CONSEC = 0:	Bank-switching on 32K bank boundaries only. This bit is cleared if fast access is desired for continuous memory reads (i.e., no starting and trailing cycles between read cycles).		
			CONSEC = 1:	Consecutive bank switches on external memory reads. Each read cycle consists of 3 cycles: starting cycle, read cycle, and trailing cycle.		
			CLKOUT output divide factor. The CLKOUT output is driven by an on-chip source having a frequency equal to 1/(DIVFCT+1) of the DSP clock.			
			DIVFCT = 00:	CLKOUT is not divided.		
13-14	DIVFCT	11	DIVFCT = 01:	CLKOUT is divided by 2 from the DSP clock.		
			DIVFCT = 10:	CLKOUT is divided by 3 from the DSP clock.		
			DIVFCT = 11:	CLKOUT is divided by 4 from the DSP clock (default value following reset).		
		1	IACK signal out	put off. Controls the output of the IACK signal. IACKOFF is set to 1 at reset.		
12	IACKOFF		IACKOFF = 0:	The IACK signal output off function is disabled.		
			IACKOFF = 1:	The IACK signal output off function is enabled.		
11-3	Rsvd	-	Reserved			
		0	HPI bus holder.	Controls the HPI bus holder. HBH is cleared to 0 at reset.		
2	НВН		HBH = 0:	The bus holder is disabled except when HPI16 = 1.		
			HBH = 1:	The bus holder is enabled. When not driven, the HPI data bus, HD[7:0] is held in the previous logic level.		
		0	Bus holder. Controls the bus holder. BH is cleared to 0 at reset.			
1	ВН		BH = 0:	The bus holder is disabled.		
'			BH = 1:	The bus holder is enabled. When not driven, the data bus, D[15:0] is held in the previous logic level.		
0	Rsvd	-	Reserved			

[†] For additional information, see Section 3.11 of this document.

The 5416 has an internal register that holds the MSB of the last address used for a read or write operation in program or data space. In the non-consecutive bank switches ($\overline{\text{CONSEC}} = 0$), if the MSB of the address used for the current read does not match that contained in this internal register, the $\overline{\text{MSTRB}}$ (memory strobe) signal is not asserted for one CLKOUT cycle. During this extra cycle, the address bus switches to the new address. The contents of the internal register are replaced with the MSB for the read of the current address. If the MSB of the address used for the current read matches the bits in the register, a normal read cycle occurs.

In non-consecutive bank switches ($\overline{\text{CONSEC}} = 0$), if repeated reads are performed from the same memory bank, no extra cycles are inserted. When a read is performed from a different memory bank, memory conflicts are avoided by inserting an extra cycle. For more information, see Section 3.11 of this document.

The bank-switching mechanism automatically inserts one extra cycle in the following cases:

- A memory read followed by another memory read from a different memory bank.
- A program-memory read followed by a data-memory read.
- A data-memory read followed by a program-memory read.
- A program-memory read followed by another program-memory read from a different page.



3.6.3 Bus Holders

The 5416 has two bus holder control bits, BH (BSCR[1]) and HBH (BSCR[2]), to control the bus keepers of the address bus (A[17-0]), data bus (D[15-0]), and the HPI data bus (HD[7-0]). Bus keeper enabling/disabling is described in Table 3-5.

HPI16 PIN вн HBH D[15-0] A[17-0] HD[7-0] 0 0 0 OFF OFF OFF 1 0 OFF OFF ON 0 0 OFF 1 0 ON OFF ON OFF ON 0 1 1 1 0 0 OFF OFF ON 0 OFF ON ON 1 1 1 1 0 ON OFF ON 1 1 1 ON ON ON

Table 3-6. Bus Holder Control Bits

3.7 Parallel I/O Ports

The 5416 has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the PORTW instruction. The IS signal indicates a read/write operation through an I/O port. The 5416 can interface easily with external devices through the I/O ports while requiring minimal off-chip address-decoding circuits.

3.7.1 Enhanced 8-/16-Bit Host-Port Interface (HPI8/16)

The 5416 host-port interface, also referred to as the HPI8/16, is an enhanced version of the standard 8-bit HPI found on earlier TMS320C54x[™] DSPs (542, 545, 548, and 549). The 5416 HPI can be used to interface to an 8-bit or 16-bit host. When the address and data buses for external I/O is not used (to interface to external devices in program/data/IO spaces), the 5416 HPI can be configured as an HPI16 to interface to a 16-bit host. This configuration can be accomplished by connecting the HPI16 pin to logic "1".

When the HPI16 pin is connected to a logic "0", the 5416 HPI is configured as an HPI8. The HPI8 is an 8-bit parallel port for interprocessor communication. The features of the HPI8 include:

Standard features:

- Sequential transfers (with autoincrement) or random-access transfers
- Host interrupt and C54x[™] interrupt capability
- Multiple data strobes and control pins for interface flexibility

The HPI8 interface consists of an 8-bit bidirectional data bus and various control signals. Sixteen-bit transfers are accomplished in two parts with the HBIL input designating high or low byte. The host communicates with the HPI8 through three dedicated registers — the HPI address register (HPIA), the HPI data register (HPID), and the HPI control register (HPIC). The HPIA and HPID registers are only accessible by the host, and the HPIC register is accessible by both the host and the 5416.

Enhanced features:

- · Access to entire on-chip RAM through DMA bus
- Capability to continue transferring during emulation stop

TMS320C54x and C54x are trademarks of Texas Instruments.

The HPI16 is an enhanced 16-bit version of the TMS320C54x[™] DSP 8-bit host-port interface (HPI8). The HPI16 is designed to allow a 16-bit host to access the DSP on-chip memory, with the host acting as the master of the interface. Some of the features of the HPI16 include:

- 16-bit bidirectional data bus
- Multiple data strobes and control signals to allow glueless interfacing to a variety of hosts
- Only nonmultiplexed address/data modes are supported
- 18-bit address bus used in nonmultiplexed mode to allow access to all internal memory (including internal extended address pages)
- HRDY signal to hold off host accesses due to DMA latency
- The HPI16 acts as a slave to a 16-bit host processor and allows access to the on-chip memory of the DSP.

NOTE: Only the nonmultiplexed mode is supported when the 5416 HPI is configured as a HPI16 (see Figure 3-8).

The 5416 HPI functions as a slave and enables the host processor to access the on-chip memory. A major enhancement to the 5416 HPI over previous versions is that it allows host access to the entire on-chip memory range of the DSP. The host and the DSP both have access to the on-chip RAM at all times and host accesses are always synchronized to the DSP clock. If the host and the DSP contend for access to the same location, the host has priority, and the DSP waits for one cycle. Note that since host accesses are always synchronized to the 5416 clock, an active input clock (CLKIN) is required for HPI accesses during IDLE states, and host accesses are not allowed while the 5416 reset pin is asserted.

3.7.2 HPI Nonmultiplexed Mode

In nonmultiplexed mode, a host with separate address/data buses can access the HPI16 data register (HPID) via the HD 16-bit bidirectional data bus, and the address register (HPIA) via the 18-bit HA address bus. The host initiates the access with the strobe signals (HDS1, HDS2, HCS) and controls the direction of the access with the HR/W signal. The HPI16 can stall host accesses via the HRDY signal. Note that the HPIC register is not available in nonmultiplexed mode since there are no HCNTL signals available. All host accesses initiate a DMA read or write access. Figure 3-8 shows a block diagram of the HPI16 in nonmultiplexed mode.




Figure 3-8. Host-Port Interface — Nonmultiplexed Mode




Figure 3-9. HPI Memory Map

3.8 **Multichannel Buffered Serial Ports (McBSPs)**

The 5416 device provides three high-speed, full-duplex, multichannel buffered serial ports that allow direct interface to other C54x/LC54x devices, codecs, and other devices in a system. The McBSPs are based on the standard serial-port interface found on other 54x devices. Like their predecessors, the McBSPs provide:

- Full-duplex communication
- Double-buffer data registers, which allow a continuous data stream
- Independent framing and clocking for receive and transmit

In addition, the McBSPs have the following capabilities:

- Direct interface to:
 - T1/E1 framers
 - MVIP switching compatible and ST-BUS compliant devices
 - IOM-2 compliant devices
 - AC97-compliant devices
 - **IIS-compliant devices**
 - Serial peripheral interface
- Multichannel transmit and receive of up to 128 channels
- A wide selection of data sizes, including 8, 12, 16, 20, 24, or 32 bits
- μ-law and A-law companding
- Programmable polarity for both frame synchronization and data clocks
- Programmable internal clock and frame generation

The McBSP consists of a data path and control path. The six pins, BDX, BDR, BFSX, BFSR, BCLKX, and BCLKR, connect the control and data paths to external devices. The implemented pins can be programmed as general-purpose I/O pins if they are not used for serial communication.

The data is communicated to devices interfacing to the McBSP by way of the data transmit (BDX) pin for transmit and the data receive (BDR) pin for receive. The CPU or DMA reads the received data from the data receive register (DRR) and writes the data to be transmitted to the data transmit register (DXR). Data written to the DXR is shifted out to BDX by way of the transmit shift register (XSR). Similarly, receive data on the BDR pin is shifted into the receive shift register (RSR) and copied into the receive buffer register (RBR). RBR is then copied to DRR, which can be read by the CPU or DMA. This allows internal data movement and external data communications simultaneously.

Control information in the form of clocking and frame synchronization is communicated by way of BCLKX, BCLKR, BFSX, and BFSR. The device communicates to the McBSP by way of 16-bit-wide control registers accessible via the internal peripheral bus.


The control block consists of internal clock generation, frame synchronization signal generation, and their control, and multichannel selection. This control block sends notification of important events to the CPU and DMA by way of two interrupt signals, XINT and RINT, and two event signals, XEVT and REVT.

The on-chip companding hardware allows compression and expansion of data in either μ -law or A-law format. When companding is used, transmitted data is encoded according to the specified companding law and received data is decoded to 2s complement format.

The sample rate generator provides the McBSP with several means of selecting clocking and framing for both the receiver and transmitter. Both the receiver and transmitter can select clocking and framing independently.

The McBSP allows the multiple channels to be independently selected for the transmitter and receiver. When multiple channels are selected, each frame represents a time-division multiplexed (TDM) data stream. In using time-division multiplexed data streams, the CPU may only need to process a few of them. Thus, to save memory and bus bandwidth, multichannel selection allows independent enabling of particular channels for transmission and reception. All 128 channels in a bit stream consisting of a maximum of 128 channels can be enabled.





LEGEND: R = Read. W = Write


Figure 3-10. Multichannel Control Registers (MCR1 and MCR2)

The 5416 McBSP has two working modes:

- In the first mode, when (R/X)MCME = 0, it is comparable with the McBSPs used in the 5410 where the normal 32-channel selection is enabled (default).
- In the second mode, when (R/X)MCME = 1, it has 128-channel selection capability. Multichannel control register Bit 9, (R/X)MCME, is used as the 128-channel selection enable bit. Once (R/X)MCME = 1, twelve new registers ((R/X)CERC (R/X)CERH) are used to enable the 128-channel selection.

The clock stop mode (CLKSTP) in the McBSP provides compatibility with the serial port interface protocol. Clock stop mode works with only single-phase frames and one word per frame. The word sizes supported by the McBSP are programmable for 8-, 12-, 16-, 20-, 24-, or 32-bit operation. When the McBSP is configured to operate in SPI mode, both the transmitter and the receiver operate together as a master or as a slave.

Although the BCLKS pin is not available on the 5416 HFG package, the 5416 is capable of synchronization to external clock sources. BCLKX or BCLKR can be used by the sample rate generator for external synchronization. The sample rate clock mode extended (SCLKME) bit field is located in the PCR to accommodate this option.



Legend: R = Read, W = Write

Figure 3-11. Pin Control Register (PCR)

The selection of sample rate input clock is made by the combination of the CLKSM (bit 13 in SRGR2) bit value and the SCLKME bit value as shown in Table 3-7.

Table 3-7. Sample Rate Input Clock Selection

SCLKME	CLKSM	SAMPLE RATE CLOCK MODE		
0	0	Reserved (CLKS pin unavailable)		
0	1	CPU clock		
1	0	BCLKR		
1	1	BCLKX		

When the SCLKME bit is cleared to 0, the CLKSM bit is used, as before, to select either the CPU clock or the CLKS pin (not bonded out on the 5416 device package) as the sample rate input clock. Setting the SCLKME bit to 1 enables the CLKSM bit to select between the BCLKR pin or BCLKX pin for the sample rate input clock.

When either the BCLKR or CLKX is configured this way, the output buffer for the selected pin is automatically disabled. For example, with SCLKME = 1 and CLKSM = 0, the BCLKR pin is configured as the input of the sample rate generator. Both the transmitter and receiver circuits can be synchronized to the sample rate generator output by setting the CLKXM and CLKRM bits of the pin configuration register (PCR) to 1. Note that the sample rate generator output will only be driven on the BCLKX pin since the BCLKR output buffer is automatically disabled.

The McBSP is fully static and operates at arbitrary low clock frequencies. For maximum operating frequency, see Section 5.14.

3.9 Hardware Timer

The 5416 device features a 16-bit timing circuit with a 4-bit prescaler. The timer counter is decremented by one every CLKOUT cycle. Each time the counter decrements to 0, a timer interrupt is generated. The timer can be stopped, restarted, reset, or disabled by specific status bits.

3.10 Clock Generator

The clock generator provides clocks to the 5416 device, and consists of a phase-locked loop (PLL) circuit. The clock generator requires a reference clock input, which can be provided from an external clock source. The reference clock input is then divided by two (DIV mode) to generate clocks for the 5416 device, or the PLL circuit can be used (PLL mode) to generate the device clock by multiplying the reference clock frequency by a scale factor, allowing use of a clock source with a lower frequency than that of the CPU. The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal.

When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. Then, other internal clock circuitry allows the synthesis of new clock frequencies for use as master clock for the 5416 device.

This clock generator allows system designers to select the clock source. The sources that drive the clock generator are:

- A crystal resonator circuit. The crystal resonator circuit is connected across the X1 and X2/CLKIN pins
 of the 5416 to enable the internal oscillator.
- An external clock. The external clock source is directly connected to the X2/CLKIN pin, and X1 is left unconnected.

NOTE: The crystal oscillator function is not supported by all die revisions of the 5416 device. See the TMS320VC5416 Silicon Errata (literature number SPRZ172) to verify which die revisions support this functionality.

The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can be used to delay switching to PLL clocking mode of the device until lock is achieved. Devices that have a built-in software-programmable PLL can be configured in one of two clock modes:

- PLL mode. The input clock (X2/CLKIN) is multiplied by 1 of 31 possible ratios.
- DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can be completely disabled in order to minimize power dissipation.

The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode register (CLKMD). The CLKMD register is used to define the clock configuration of the PLL clock module. Note that upon reset, the CLKMD register is initialized with a predetermined value dependent only upon the state of the CLKMD1 – CLKMD3 pins. For more programming information, see the *TMS320C54x DSP Reference Set, Volume 1: CPU and Peripherals* (literature number SPRU131). The CLKMD pin configured clock options are shown in Table 3–8.



			_	
CLKMD1	CLKMD2	CLKMD3	CLKMD RESET VALUE	CLOCK MODE†
0	0	0	0000h	1/2 (PLL disabled)
0	0	1	9007h	PLL x 10
0	1	0	4007h	PLL x 5
1	0	0	1007h	PLL x 2
1	1	0	F007h	PLL x 1
1	1	1	0000h	1/2 (PLL disabled)
1	0	1	F000h	1/4 (PLL disabled)
0	1	1	_	Reserved (Bypass mode)

Table 3-8. Clock Mode Settings at Reset

3.11 Enhanced External Parallel Interface (XIO2)

The 5416 external interface has been redesigned to include several improvements, including: simplification of the bus sequence, more immunity to bus contention when transitioning between read and write operations, the ability for external memory access to the DMA controller, and optimization of the power-down modes.

The bus sequence on the 5416 still maintains all of the same interface signals as on previous 54x devices, but the signal sequence has been simplified. Most external accesses now require 3 cycles composed of a leading cycle, an active (read or write) cycle, and a trailing cycle. The leading and trailing cycles provide additional immunity against bus contention when switching between read operations and write operations. To maintain high-speed read access, a consecutive read mode that performs single-cycle reads as on previous 54x devices is available.

[†] The external CLKMD1-CLKMD3 pins are sampled to determine the desired clock generation mode while \overline{RS} is low. Following reset, the clock generation mode can be reconfigured by writing to the internal clock mode register in software.

Figure 3–12 shows the bus sequence for three cases: all I/O reads, memory reads in nonconsecutive mode, or single memory reads in consecutive mode. The accesses shown in Figure 3–12 always require 3 CLKOUT cycles to complete.




Figure 3-12. Nonconsecutive Memory Read and I/O Read Bus Sequence

Figure 3–13 shows the bus sequence for repeated memory reads in consecutive mode. The accesses shown in Figure 3–13 require (2 + n) CLKOUT cycles to complete, where n is the number of consecutive reads performed.





Figure 3-13. Consecutive Memory Read Bus Sequence (n = 3 reads)






Figure 3-14. Memory Write and I/O Write Bus Sequence

The enhanced interface also provides the ability for DMA transfers to extend to external memory. For more information on DMA capability, see the DMA sections that follow.

The enhanced interface improves the low-power performance already present on the TMS320C5000[™] DSP platform by switching off the internal clocks to the interface when it is not being used. This power-saving feature is automatic, requires no software setup, and causes no latency in the operation of the interface.

Additional features integrated in the enhanced interface are the ability to automatically insert bank-switching cycles when crossing 32K memory boundaries (see Section 3.6.2), the ability to program up to 14 wait states through software (see Section 3.6.1), and the ability to divide down CLKOUT by a factor of 1, 2, 3, or 4. Dividing down CLKOUT provides an alternative to wait states when interfacing to slower external memory or peripheral devices. While inserting wait states extends the bus sequence during read or write accesses, it does not slow down the bus signal sequences at the beginning and the end of the access. Dividing down CLKOUT provides a method of slowing the entire bus sequence when necessary. The CLKOUT divide-down factor is controlled through the DIVFCT field in the bank-switching control register (BSCR) (see Table 3–5).

3.12 DMA Controller

The 5416 direct memory access (DMA) controller transfers data between points in the memory map without intervention by the CPU. The DMA allows movements of data to and from internal program/data memory, internal peripherals (such as the McBSPs), or external memory devices to occur in the background of CPU operation. The DMA has six independent programmable channels, allowing six different contexts for DMA operation.

TMS320C5000 is a trademark of Texas Instruments.



28

3.12.1 Features

The DMA has the following features:

- The DMA operates independently of the CPU.
- The DMA has six channels. The DMA can keep track of the contexts of six independent block transfers.
- The DMA has higher priority than the CPU for both internal and external accesses.
- · Each channel has independently programmable priorities.
- Each channel's source and destination address registers can have configurable indexes through memory on each read and write transfer, respectively. The address may remain constant, be post-incremented, be post-decremented, or be adjusted by a programmable value.
- Each read or write internal transfer may be initialized by selected events.
- On completion of a half- or entire-block transfer, each DMA channel may send an interrupt to the CPU.
- The DMA can perform double-word internal transfers (a 32-bit transfer of two 16-bit words).

3.12.2 DMA External Access

The 5416 DMA supports external accesses to data, I/O, and extended program memory. These overlay pages are only visible to the DMA controller. A maximum of two DMA channels can be used for external memory accesses. The DMA external accesses require a minimum of 8 cycles for external writes and a minimum of 11 cycles for external reads assuming the XIO02 is in consecutive mode (CONSEC = 1), wait state is set to two, and CLKOUT is not divided (DIVFCT = 00).

The control of the bus is arbitrated between the CPU and the DMA. While the DMA or CPU is in control of the external bus, the other will be held-off via wait states until the current transfer is complete. The DMA takes precedence over XIO requests.

- Only two channels are available for external accesses. (One for external reads and one for external writes.)
- Single-word (16-bit) transfers are supported for external accesses.
- The DMA does not support transfers from the peripherals to external memory.
- The DMA does not support transfers from external memory to the peripherals.
- The DMA does not support external-to-external accesses.
- The DMA does not support synchronized external accesses.




Figure 3-15. DMA Transfer Mode Control Register (DMMCRn)

These new bit fields were created to allow the user to define the space-select for the DMA (internal/external). The functions of the DLAXS and SLAXS bits are as follows:

DLAXS(DMMCRn[5]) Destination 0 = No external access (default internal)

1 = External access

SLAXS(DMMCRn[11]) Source 0 = No external access (default internal)

1 = External access

Table 3-9 lists the DMD bit values and their corresponding destination space.

Table 3-9. DMD Section of the DMMCRn Register

DMD	DESTINATION SPACE
00	PS
01	DS
10	I/O
11	Reserved

For the CPU external access, software can configure the memory cells to reside inside or outside the program address map. When the cells are mapped into program space, the device automatically accesses them when their addresses are within bounds. When the address generation logic generates an address outside its bounds, the device automatically generates an external access.

3.12.3 DMA Memory Map

The DMA memory map, shown in Figure 3–16, allows the DMA transfer to be unaffected by the status of the MP/MC, DROM, and OVLY bits.




Figure 3-16. On-Chip DMA Memory Map for Program Space (DLAXS = 0 and SLAXS = 0)




Figure 3-17. On-Chip DMA Memory Map for Data and IO Space (DLAXS = 0 and SLAXS = 0)

3.12.4 DMA Priority Level

Each DMA channel can be independently assigned high- or low-priority relative to each other. Multiple DMA channels that are assigned to the same priority level are handled in a round-robin manner.

3.12.5 DMA Source/Destination Address Modification

The DMA provides flexible address-indexing modes for easy implementation of data management schemes such as autobuffering and circular buffers. Source and destination addresses can be indexed separately and can be post-incremented, post-decremented, or post-incremented with a specified index offset.

3.12.6 DMA in Autoinitialization Mode

The DMA can automatically reinitialize itself after completion of a block transfer. Some of the DMA registers can be preloaded for the next block transfer through the DMA reload registers (DMGSA, DMGDA, DMGCR, and DMGFR). Autoinitialization allows:

- Continuous operation: Normally, the CPU would have to reinitialize the DMA immediately after the
 completion of the current block transfers, but with the reload registers, it can reinitialize these values for
 the next block transfer any time after the current block transfer begins.
- Repetitive operation: The CPU does not preload the reload register with new values for each block transfer but only loads them on the first block transfer.

The 5416 DMA has been enhanced to expand the DMA reload register sets. Each DMA channel now has its own DMA reload register set. For example, the DMA reload register set for channel 0 has DMGSA0, DMGDA0, DMGCR0, and DMGFR0 while DMA channel 1 has DMGSA1, DMGDA1, DMGCR1, and DMGFR1, etc.

To utilize the additional DMA reload registers, the AUTOIX bit is added to the DMPREC register as shown in Figure 3-18.




Figure 3-18. DMPREC Register

Table 3-10. DMA Reload Register Selection

AUTOIX	DMA RELOAD REGISTER USAGE IN AUTO INIT MODE			
0 (default)	All DMA channels use DMGSA0, DMGDA0, DMGCR0 and DMGFR0			
1	Each DMA channel uses its own set of reload registers			

3.12.7 DMA Transfer Counting

The DMA channel element count register (DMCTRx) and the frame count register (DMFRCx) contain bit fields that represent the number of frames and the number of elements per frame to be transferred.

- Frame count. This 8-bit value defines the total number of frames in the block transfer. The maximum number of frames per block transfer is 128 (FRAME COUNT= 0FFh). The counter is decremented upon the last read transfer in a frame transfer. Once the last frame is transferred, the selected 8-bit counter is reloaded with the DMA global frame reload register (DMGFR) if the AUTOINIT bit is set to 1. A frame count of 0 (default value) means the block transfer contains a single frame.
- Element count. This 16-bit value defines the number of elements per frame. This counter is decremented after the read transfer of each element. The maximum number of elements per frame is 65536 (DMCTRn = 0FFFFh). In autoinitialization mode, once the last frame is transferred, the counter is reloaded with the DMA global count reload register (DMGCR).

3.12.8 DMA Transfer in Doubleword Mode

Doubleword mode allows the DMA to transfer 32-bit words in any index mode. In doubleword mode, two consecutive 16-bit transfers are initiated and the source and destination addresses are automatically updated following each transfer. In this mode, each 32-bit word is considered to be one element.

3.12.9 DMA Channel Index Registers

The particular DMA channel index register is selected by way of the SIND and DIND fields in the DMA transfer mode control register (DMMCRn). Unlike basic address adjustment, in conjunction with the frame index DMFRI0 and DMFRI1, the DMA allows different adjustment amounts depending on whether or not the element transfer is the last in the current frame. The normal adjustment value (element index) is contained in the element index registers DMIDX0 and DMIDX1. The adjustment value (frame index) for the end of the frame, is determined by the selected DMA frame index register, either DMFRI0 or DMFRI1.

The element index and the frame index affect address adjustment as follows:

- Element index: For all except the last transfer in the frame, the element index determines the amount to be added to the DMA channel for the source/destination address register (DMSRCx/DMDSTx) as selected by the SIND/DIND bits.
- Frame index: If the transfer is the last in a frame, frame index is used for address adjustment as selected by the SIND/DIND bits. This occurs in both single-frame and multiframe transfers.



3.12.10 DMA Interrupts

The ability of the DMA to interrupt the CPU based on the status of the data transfer is configurable and is determined by the IMOD and DINM bits in the DMA transfer mode control register (DMMCRn). The available modes are shown in Table 3–11.

Table 3-11. DMA Interrupts

MODE	DINM	IMOD	INTERRUPT
ABU (non-decrement)	1	0	At full buffer only
ABU (non-decrement)	1	1	At half buffer and full buffer
Multiframe	1	0	At block transfer complete (DMCTRn = DMSEFCn[7:0] = 0)
Multiframe	1	1	At end of frame and end of block (DMCTRn = 0)
Either	0	Х	No interrupt generated
Either	0	Х	No interrupt generated

3.12.11 DMA Controller Synchronization Events

The transfers associated with each DMA channel can be synchronized to one of several events. The DSYN bit field of the DMSEFCn register selects the synchronization event for a channel. The list of possible events and the DSYN values are shown in Table 3–12.

Table 3-12. DMA Synchronization Events

DSYN VALUE	DMA SYNCHRONIZATION EVENT
0000b	No synchronization used
0001b	McBSP0 receive event
0010b	McBSP0 transmit event
0011b	McBSP2 receive event
0100b	McBSP2 transmit event
0101b	McBSP1 receive event
0110b	McBSP1 transmit event
0111b	McBSP0 receive event - ABIS mode
1000b	McBSP0 transmit event - ABIS mode
1001b	McBSP2 receive event - ABIS mode
1010b	McBSP2 transmit event - ABIS mode
1011b	McBSP1 receive event - ABIS mode
1100b	McBSP1 transmit event - ABIS mode
1101b	Timer interrupt event
1110b	INT3 goes active
1111b	Reserved

The DMA controller can generate a CPU interrupt for each of the six channels. However, due to a limit on the number of internal CPU interrupt inputs, channels 0, 1, 2, and 3 are multiplexed with other interrupt sources. DMA channels 0, 1, 2, and 3 share an interrupt line with the receive and transmit portions of the McBSP. When the 5416 is reset, the interrupts from these three DMA channels are deselected. The INTSEL bit field in the DMPREC register can be used to select these interrupts, as shown in Table 3–13.

Table 3-13. DMA Channel Interrupt Selection

INTSEL Value	IMR/IFR[6]	IMR/IFR[7]	IMR/IFR[10]	IMR/IFR[11]		
00b (reset)	BRINT2	BXINT2	BRINT1	BXINT1		
01b	BRINT2	BXINT2	DMAC2	DMAC3		
10b	DMAC0	DMAC1	DMAC2	DMAC3		
11b	Reserved					

3.13 General-Purpose I/O Pins

In addition to the standard \overline{BIO} and XF pins, the 5416 has pins that can be configured for general-purpose I/O. These pins are:

- 18 McBSP pins BCLKX0/1/2, BCLKR0/1/2, BDR0/1/2, BFSX0/1/2, BFSR0/1/2, BDX0/1/2
- 8 HPI data pins—HD0-HD7

The general-purpose I/O function of these pins is only available when the primary pin function is not required.

3.13.1 McBSP Pins as General-Purpose I/O

When the receive or transmit portion of a McBSP is in reset, its pins can be configured as general-purpose inputs or outputs. For more details on this feature, see Section 3.8.

3.13.2 HPI Data Pins as General-Purpose I/O

The 8-bit bidirectional data bus of the HPI can be used as general-purpose input/output (GPIO) pins when the HPI is disabled (HPIENA = 0) or when the HPI is used in HPI16 mode (HPI16 = 1). Two memory-mapped registers are used to control the GPIO function of the HPI data pins—the general-purpose I/O control register (GPIOCR) and the general-purpose I/O status register (GPIOSR). The GPIOCR is shown in Figure 3-19.

_	15 8	7	6	5	4	3	2	1	0
	Reserved	DIR7	DIR6	DIR5	DIR4	DIR3	DIR2	DIR1	DIR0
_	0	R/W-0							

Figure 3-19. General-Purpose I/O Control Register (GPIOCR) [MMR Address 003Ch]

The direction bits (DIRx) are used to configure HD0-HD7 as inputs or outputs.

The status of the GPIO pins can be monitored using the bits of the GPIOSR. The GPIOSR is shown in Figure 3-20.





Figure 3-20. General-Purpose I/O Status Register (GPIOSR) [MMR Address 003Dh]

3.14 Device ID Register

A read-only memory-mapped register has been added to the 5416 to allow user application software to identify on which device the program is being executed.



Bits 15:8: Chip_ID (hex code of 16) Bits 7:4: Chip_Revision ID

Bits 3:0: Subsystem_ID (0000b for single core device)

Figure 3-21. Device ID Register (CSIDR) [MMR Address 003Eh]

3.15 Memory-Mapped Registers

The 5416 has 27 memory-mapped CPU registers, which are mapped in data memory space address 0h to 1Fh. Each 5416 device also has a set of memory-mapped registers associated with peripherals. Table 3–14 gives a list of CPU memory-mapped registers (MMRs) available on 5416. Table 3–15 shows additional peripheral MMRs associated with the 5416.

Table 3-14. CPU Memory-Mapped Registers

NAME	ADI	DRESS	DESCRIPTION
NAME	DEC	HEX	DESCRIPTION
IMR	0	0	Interrupt mask register
IFR	1	1	Interrupt flag register
_	2-5	2-5	Reserved for testing
ST0	6	6	Status register 0
ST1	7	7	Status register 1
AL	8	8	Accumulator A low word (15-0)
AH	9	9	Accumulator A high word (31-16)
AG	10	Α	Accumulator A guard bits (39-32)
BL	11	В	Accumulator B low word (15-0)
ВН	12	С	Accumulator B high word (31-16)
BG	13	D	Accumulator B guard bits (39-32)
TREG	14	E	Temporary register
TRN	15	F	Transition register
AR0	16	10	Auxiliary register 0
AR1	17	11	Auxiliary register 1
AR2	18	12	Auxiliary register 2
AR3	19	13	Auxiliary register 3
AR4	20	14	Auxiliary register 4
AR5	21	15	Auxiliary register 5
AR6	22	16	Auxiliary register 6
AR7	23	17	Auxiliary register 7
SP	24	18	Stack pointer register
BK	25	19	Circular buffer size register
BRC	26	1A	Block repeat counter
RSA	27	1B	Block repeat start address

Table 3-14. CPU Memory-Mapped Registers (Continued)

NAME	ADDRESS		DECORPTION
NAME	DEC	HEX	DESCRIPTION
REA	28	1C	Block repeat end address
PMST	29	1D	Processor mode status (PMST) register
XPC	30	1E	Extended program page register
_	31	1F	Reserved



Table 3-15. Peripheral Memory-Mapped Registers for Each DSP Subsystem

DEC HEX DRR20 32 20 McBSP 0 Data Receive Register 2 DRR10 33 21 McBSP 0 Data Receive Register 1 DXR20 34 22 McBSP 0 Data Transmit Register 2 DXR10 35 23 McBSP 0 Data Transmit Register 1 TIM 36 24 Timer Register PRD 37 25 Timer Period Register TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register ↑ SPSD2 53 35 McBSP 2 Subbank Data Register ↑ SPSD0 57 39 McBSP 0 Subbank Data Register ↑ SPSD0 57 39 McBSP 0 Subbank Data Register ↑ SPSD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 57 39 McBSP 0 Subbank Data Register ↑ SPSPD0 58-59 3A-3B Reserved		
DRR10 33 21 McBSP 0 Data Receive Register 1 DXR20 34 22 McBSP 0 Data Transmit Register 2 DXR10 35 23 McBSP 0 Data Transmit Register 1 TIM 36 24 Timer Register PRD 37 25 Timer Period Register TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Transmit Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 1 SPSA2 52		
DXR20 34 22 McBSP 0 Data Transmit Register 2 DXR10 35 23 McBSP 0 Data Transmit Register 1 TIM 36 24 Timer Register PRD 37 25 Timer Period Register TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register 1 SPSD2 53		
DXR10 35 23 McBSP 0 Data Transmit Register 1 TIIM 36 24 Timer Register PRD 37 25 Timer Period Register TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Transmit Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Subbank Address Register 1 SPSA2 52 34 McBSP 2 Subbank Data Register 1 - 54-55		
TIIM 36 24 Timer Register PRD 37 25 Timer Period Register TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Subbank Address Register 1 SPSA2 52 34 McBSP 2 Subbank Data Register 1 SPSD2 53 35 McBSP 2 Subbank Data Register 1 SPSA0 56		
PRD 37 25 Timer Period Register TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register 1 SPSD2 53 35 McBSP 2 Subbank Data Register 1 SPSA0 56 38 McBSP 0 Subbank Address Register 1 SPSA0		
TCR 38 26 Timer Control Register — 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Subbank Address Register 1 SPSA2 52 34 McBSP 2 Subbank Data Register 5 SPSD2 53 35 McBSP 2 Subbank Data Register 5 SPSA0 56 38 McBSP 0 Subbank Address Register 5 SPSD0 57 39 McBSP 0 Subbank Data Register 5		
— 39 27 Reserved SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Transmit Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register [†] SPSD2 53 35 McBSP 2 Subbank Data Register [†] SPSA0 56 38 McBSP 0 Subbank Address Register [†] SPSD0 57 39 McBSP 0 Subbank Data Register [†]		
SWWSR 40 28 Software Wait-State Register BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
BSCR 41 29 Bank-Switching Control Register — 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register 1 SPSD2 53 35 McBSP 2 Subbank Data Register 1 SPSA0 56 38 McBSP 0 Subbank Address Register 1 SPSD0 57 39 McBSP 0 Subbank Data Register 5		
— 42 2A Reserved SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register † SPSD2 53 35 McBSP 2 Subbank Data Register † — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register † SPSD0 57 39 McBSP 0 Subbank Data Register †		
SWCR 43 2B Software Wait-State Control Register HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
HPIC 44 2C HPI Control Register (HMODE = 0 only) — 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register † SPSD2 53 35 McBSP 2 Subbank Data Register † — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register † SPSD0 57 39 McBSP 0 Subbank Data Register †		
— 45-47 2D-2F Reserved DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register [†] SPSD2 53 35 McBSP 2 Subbank Data Register [†] — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register [†] SPSD0 57 39 McBSP 0 Subbank Data Register [†]		
DRR22 48 30 McBSP 2 Data Receive Register 2 DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
DRR12 49 31 McBSP 2 Data Receive Register 1 DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
DXR22 50 32 McBSP 2 Data Transmit Register 2 DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
DXR12 51 33 McBSP 2 Data Transmit Register 1 SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
SPSA2 52 34 McBSP 2 Subbank Address Register† SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
SPSD2 53 35 McBSP 2 Subbank Data Register† — 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†		
— 54-55 36-37 Reserved SPSA0 56 38 McBSP 0 Subbank Address Register† SPSD0 57 39 McBSP 0 Subbank Data Register†	McBSP 2 Subbank Address Register [†]	
SPSA0 56 38 McBSP 0 Subbank Address Register [†] SPSD0 57 39 McBSP 0 Subbank Data Register [†]		
SPSD0 57 39 McBSP 0 Subbank Data Register [†]		
y y		
58-59 3A-3B Reserved		
GPIOCR 60 3C General-Purpose I/O Control Register		
GPIOSR 61 3D General-Purpose I/O Status Register		
CSIDR 62 3E Device ID Register		
— 63 3F Reserved		
DRR21 64 40 McBSP 1 Data Receive Register 2		
DRR11 65 41 McBSP 1 Data Receive Register 1		
DXR21 66 42 McBSP 1 Data Transmit Register 2		
DXR11 67 43 McBSP 1 Data Transmit Register 1		
SPSA1 72 48 McBSP 1 Subbank Address Register [†]		
SPSD1 73 49 McBSP 1 Subbank Data Register [†]		
DMPREC 84 54 DMA Priority and Enable Control Register		
DMSA 85 55 DMA Subbank Address Register [‡]		
DMSDI 86 56 DMA Subbank Data Register with Autoincrement [‡]		
DMSDN 87 57 DMA Subbank Data Register [‡]		
CLKMD 88 58 Clock Mode Register (CLKMD)		
— 89-95 59-5F Reserved		

 $^{^\}dagger$ See Table 3-16 for a detailed description of the McBSP control registers and their subaddresses.

 $[\]mbox{\begin{tikzpicture}1\end{tikzpicture}}$ See Table 3-17 for a detailed description of the DMA subbank addressed registers.

3.16 McBSP Control Registers and Subaddresses

The control registers for the multichannel buffered serial port (McBSP) are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The McBSP subbank address register (SPSA) is used as a pointer to select a particular register within the subbank. The McBSP data register (SPSDx) is used to access (read or write) the selected register. Table 3–16 shows the McBSP control registers and their corresponding subaddresses.

Table 3-16. McBSP Control Registers and Subaddresses

McI	BSP0	McI	BSP1	McBSP2		SUB-	
NAME	ADDRESS	NAME	ADDRESS	NAME	ADDRESS	ADDRESS	DESCRIPTION
SPCR10	39h	SPCR11	49h	SPCR12	35h	00h	Serial port control register 1
SPCR20	39h	SPCR21	49h	SPCR22	35h	01h	Serial port control register 2
RCR10	39h	RCR11	49h	RCR12	35h	02h	Receive control register 1
RCR20	39h	RCR21	49h	RCR22	35h	03h	Receive control register 2
XCR10	39h	XCR11	49h	XCR12	35h	04h	Transmit control register 1
XCR20	39h	XCR21	49h	XCR22	35h	05h	Transmit control register 2
SRGR10	39h	SRGR11	49h	SRGR12	35h	06h	Sample rate generator register 1
SRGR20	39h	SRGR21	49h	SRGR22	35h	07h	Sample rate generator register 2
MCR10	39h	MCR11	49h	MCR12	35h	08h	Multichannel register 1
MCR20	39h	MCR21	49h	MCR22	35h	09h	Multichannel register 2
RCERA0	39h	RCERA1	49h	RCERA2	35h	0Ah	Receive channel enable register partition A
RCERB0	39h	RCERB1	49h	RCERA2	35h	0Bh	Receive channel enable register partition B
XCERA0	39h	XCERA1	49h	XCERA2	35h	0Ch	Transmit channel enable register partition A
XCERB0	39h	XCERB1	49h	XCERA2	35h	0Dh	Transmit channel enable register partition B
PCR0	39h	PCR1	49h	PCR2	35h	0Eh	Pin control register
RCERC0	39h	RCERC1	49h	RCERC2	35h	010h	Additional channel enable register for 128-channel selection
RCERD0	39h	RCERD1	49h	RCERD2	35h	011h	Additional channel enable register for 128-channel selection
XCERC0	39h	XCERC1	49h	XCERC2	35h	012h	Additional channel enable register for 128-channel selection
XCERD0	39h	XCERD1	49h	XCERD2	35h	013h	Additional channel enable register for 128-channel selection
RCERE0	39h	RCERE1	49h	RCERE2	35h	014h	Additional channel enable register for 128-channel selection
RCERF0	39h	RCERF1	49h	RCERF2	35h	015h	Additional channel enable register for 128-channel selection
XCERE0	39h	XCERE1	49h	XCERE2	35h	016h	Additional channel enable register for 128-channel selection
XCERF0	39h	XCERF1	49h	XCERF2	35h	017h	Additional channel enable register for 128-channel selection
RCERG0	39h	RCERG1	49h	RCERG2	35h	018h	Additional channel enable register for 128-channel selection
RCERH0	39h	RCERH1	49h	RCERH2	35h	019h	Additional channel enable register for 128-channel selection
XCERG0	39h	XCERG1	49h	XCERG2	35h	01Ah	Additional channel enable register for 128-channel selection
XCERH0	39h	XCERH1	49h	XCERH2	35h	01Bh	Additional channel enable register for 128-channel selection

3.17 DMA Subbank Addressed Registers

The direct memory access (DMA) controller has several control registers associated with it. The main control register (DMPREC) is a standard memory-mapped register. However, the other registers are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The DMA subbank address (DMSA) register is used as a pointer to select a particular register within the subbank, while the DMA subbank data (DMSD) register or the DMA subbank data register with autoincrement (DMSDI) is used to access (read or write) the selected register.

When the DMSDI register is used to access the subbank, the subbank address is automatically postincremented so that a subsequent access affects the next register within the subbank. This autoincrement feature is intended for efficient, successive accesses to several control registers. If the autoincrement feature is not required, the DMSDN register should be used to access the subbank. Table 3–17 shows the DMA controller subbank addressed registers and their corresponding subaddresses.

Table 3-17. DMA Subbank Addressed Registers

NAME	ADDRESS	SUB- ADDRESS	DESCRIPTION
DMSRC0	56h/57h	00h	DMA channel 0 source address register
DMDST0	56h/57h	01h	DMA channel 0 destination address register
DMCTR0	56h/57h	02h	DMA channel 0 element count register
DMSFC0	56h/57h	03h	DMA channel 0 sync select and frame count register
DMMCR0	56h/57h	04h	DMA channel 0 transfer mode control register
DMSRC1	56h/57h	05h	DMA channel 1 source address register
DMDST1	56h/57h	06h	DMA channel 1 destination address register
DMCTR1	56h/57h	07h	DMA channel 1 element count register
DMSFC1	56h/57h	08h	DMA channel 1 sync select and frame count register
DMMCR1	56h/57h	09h	DMA channel 1 transfer mode control register
DMSRC2	56h/57h	0Ah	DMA channel 2 source address register
DMDST2	56h/57h	0Bh	DMA channel 2 destination address register
DMCTR2	56h/57h	0Ch	DMA channel 2 element count register
DMSFC2	56h/57h	0Dh	DMA channel 2 sync select and frame count register
DMMCR2	56h/57h	0Eh	DMA channel 2 transfer mode control register
DMSRC3	56h/57h	0Fh	DMA channel 3 source address register
DMDST3	56h/57h	10h	DMA channel 3 destination address register
DMCTR3	56h/57h	11h	DMA channel 3 element count register
DMSFC3	56h/57h	12h	DMA channel 3 sync select and frame count register
DMMCR3	56h/57h	13h	DMA channel 3 transfer mode control register
DMSRC4	56h/57h	14h	DMA channel 4 source address register
DMDST4	56h/57h	15h	DMA channel 4 destination address register
DMCTR4	56h/57h	16h	DMA channel 4 element count register
DMSFC4	56h/57h	17h	DMA channel 4 sync select and frame count register
DMMCR4	56h/57h	18h	DMA channel 4 transfer mode control register
DMSRC5	56h/57h	19h	DMA channel 5 source address register
DMDST5	56h/57h	1Ah	DMA channel 5 destination address register
DMCTR5	56h/57h	1Bh	DMA channel 5 element count register
DMSFC5	56h/57h	1Ch	DMA channel 5 sync select and frame count register
DMMCR5	56h/57h	1Dh	DMA channel 5 transfer mode control register
DMSRCP	56h/57h	1Eh	DMA source program page address (common channel)

Table 3-17. DMA Subbank Addressed Registers (Continued)

NAME	ADDRESS	SUB- ADDRESS	DESCRIPTION
DMDSTP	56h/57h	1Fh	DMA destination program page address (common channel)
DMIDX0	56h/57h	20h	DMA element index address register 0
DMIDX1	56h/57h	21h	DMA element index address register 1
DMFRI0	56h/57h	22h	DMA frame index register 0
DMFRI1	56h/57h	23h	DMA frame index register 1
DMGSA0	56h/57h	24h	DMA global source address reload register, channel 0
DMGDA0	56h/57h	25h	DMA global destination address reload register, channel 0
DMGCR0	56h/57h	26h	DMA global count reload register, channel 0
DMGFR0	56h/57h	27h	DMA global frame count reload register, channel 0
XSRCDP	56h/57h	28h	DMA extended source data page (currently not supported)
XDSTDP	56h/57h	29h	DMA extended destination data page (currently not supported)
DMGSA1	56h/57h	2Ah	DMA global source address reload register, channel 1
DMGDA1	56h/57h	2Bh	DMA global destination address reload register, channel 1
DMGCR1	56h/57h	2Ch	DMA global count reload register, channel 1
DMGFR1	56h/57h	2Dh	DMA global frame count reload register, channel 1
DMGSA2	56h/57h	2Eh	DMA global source address reload register, channel 2
DMGDA2	56h/57h	2Fh	DMA global destination address reload register, channel 2
DMGCR2	56h/57h	30h	DMA global count reload register, channel 2
DMGFR2	56h/57h	31h	DMA global frame count reload register, channel 2
DMGSA3	56h/57h	32h	DMA global source address reload register, channel 3
DMGDA3	56h/57h	33h	DMA global destination address reload register, channel 3
DMGCR3	56h/57h	34h	DMA global count reload register, channel 3
DMGFR3	56h/57h	35h	DMA global frame count reload register, channel 3
DMGSA4	56h/57h	36h	DMA global source address reload register, channel 4
DMGDA4	56h/57h	37h	DMA global destination address reload register, channel 4
DMGCR4	56h/57h	38h	DMA global count reload register, channel 4
DMGFR4	56h/57h	39h	DMA global frame count reload register, channel 4
DMGSA5	56h/57h	3Ah	DMA global source address reload register, channel 5
DMGDA5	56h/57h	3Bh	DMA global destination address reload register, channel 5
DMGCR5	56h/57h	3Ch	DMA global count reload register, channel 5
DMGFR5	56h/57h	3Dh	DMA global frame count reload register, channel 5



3.18 Interrupts

Vector-relative locations and priorities for all internal and external interrupts are shown in Table 3-18.

Table 3-18. Interrupt Locations and Priorities

NAME	LOCA DECIMAL	TION HEX	PRIORITY	FUNCTION
RS, SINTR	0	00	1	Reset (hardware and software reset)
NMI, SINT16	4	04	2	Nonmaskable interrupt
SINT17	8	08	_	Software interrupt #17
SINT18	12	0C	_	Software interrupt #18
SINT19	16	10	_	Software interrupt #19
SINT20	20	14	_	Software interrupt #20
SINT21	24	18	_	Software interrupt #21
SINT22	28	1C	_	Software interrupt #22
SINT23	32	20	_	Software interrupt #23
SINT24	36	24	_	Software interrupt #24
SINT25	40	28	_	Software interrupt #25
SINT26	44	2C	_	Software interrupt #26
SINT27	48	30	_	Software interrupt #27
SINT28	52	34	_	Software interrupt #28
SINT29	56	38	_	Software interrupt #29
SINT30	60	3C	_	Software interrupt #30
ĪNTO, SINTO	64	40	3	External user interrupt #0
ĪNT1, SINT1	68	44	4	External user interrupt #1
ĪNT2, SINT2	72	48	5	External user interrupt #2
TINT, SINT3	76	4C	6	Timer interrupt
RINT0, SINT4	80	50	7	McBSP #0 receive interrupt (default)
XINT0, SINT5	84	54	8	McBSP #0 transmit interrupt (default)
RINT2, SINT6	88	58	9	McBSP #2 receive interrupt (default)
XINT2, SINT7	92	5C	10	McBSP #2 transmit interrupt (default)
ĪNT3, SINT8	96	60	11	External user interrupt #3
HINT, SINT9	100	64	12	HPI interrupt
RINT1, SINT10	104	68	13	McBSP #1 receive interrupt (default)
XINT1, SINT11	108	6C	14	McBSP #1 transmit interrupt (default)
DMAC4,SINT12	112	70	15	DMA channel 4 (default)
DMAC5,SINT13	116	74	16	DMA channel 5 (default)
Reserved	120-127	78-7F	_	Reserved

The bit layout of the interrupt flag register (IFR) and the interrupt mask register (IMR) is shown in Figure 3-22.




Figure 3-22. IFR and IMR

4 Documentation Support

Extensive documentation supports all TMS320[™] DSP family of devices from product announcement through applications development. The following types of documentation are available to support the design and use of the C5000[™] platform of DSPs:

- *TMS320C54x*[™] *DSP Functional Overview* (literature number SPRU307)
- Device-specific data sheets
- · Complete user's guides
- Development support tools
- · Hardware and software application reports

The five-volume TMS320C54x DSP Reference Set (literature number SPRU210) consists of:

- Volume 1: CPU and Peripherals (literature number SPRU131)
- Volume 2: Mnemonic Instruction Set (literature number SPRU172)
- Volume 3: Algebraic Instruction Set (literature number SPRU179)
- Volume 4: Applications Guide (literature number SPRU173)
- Volume 5: Enhanced Peripherals (literature number SPRU302)

The reference set describes in detail the TMS320C54x[™] DSP products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320[™] DSP family of devices.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320™ DSP newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320™ DSP customers on product information.

Information regarding TI DSP products is also available on the Worldwide Web at http://www.ti.com uniform resource locator (URL).



5 Electrical Specifications

This section provides the absolute maximum ratings and the recommended operating conditions for the SMJ320VC5416 DSP.

5.1 Absolute Maximum Ratings

The list of absolute maximum ratings are specified over operating case temperature. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to DV_{SS}. Figure 5–1 provides the test load circuit values for a 3.3-V device.

Supply voltage I/O range, DV _{DD}	0.3 V to 4.0 V
Supply voltage core range, CV _{DD}	0.3 V to 2.0 V
Input voltage range	0.3 V to 4.5 V
Output voltage range	0.3 V to 4.5 V
Thermal resistance, Junction-to-Case, Θ_{JC}	1.82°C/W
Operating case temperature range, T _C	55°C to 115°C
Storage temperature range, T _{stg}	55°C to 150°C

5.2 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
DV_DD	Device supply voltage, I/O		2.75	3.3	3.6	V
CV _{DD}	Device supply voltage, core (VC5416-10	00)	1.45	1.5	1.65	V
DV _{SS} , CV _{SS}	Supply voltage, GND			0		٧
V _{IH}	High-level input voltage, I/O	RS, INTn, NMI, X2/CLKIN, CLKMDn, BCLKRn, BCLKXn, HCS, HDS1, HDS2, HAS, TRST, BIO, Dn, An, HDn, TCK DV _{DD} = 2.75 V to 3.6 V	2.4		DV _{DD} + 0.3*	٧
		All other inputs	2		DV _{DD} + 0.3*	
		X2/CLKIN	-0.3*		0.42	
V_{IL}	Low-level input voltage	All other inputs	-0.3*		0.8	V
I _{OH}	High-level output current [†]	•			-8	mA
l _{OL}	Low-level output current [†]				8	mA
T _C	Operating case temperature		-55		115	°C

^{*} Not production tested.


[†] Note that maximum output currents are DC values only. Transient currents may exceed these values.

Electrical Characteristics Over Recommended Operating Case Temperature 5.3 Range (Unless Otherwise Noted)

	PARAME [*]	ΓER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
.,	High level autout valtage	DV _{DD} = 2.75 V to 3 V, I _{OH} = MAX	2.2			V	
V _{OH} High-level output volta		ige+	DV _{DD} = 3 V to 3.6 V, I _{OH} = MAX	2.4			V
V_{OL}	Low-level output volta	ge [‡]	I _{OL} = MAX			0.4	V
		X2/CLKIN		-40		40	μΑ
		TRST, HPI16	With internal pulldown	-10		800	
	to to out	HPIENA	With internal pulldown, RS = 0	-10		400	μΑ
I _I	(V) = DVSS (0 DVDD)	TMS, TCK, TDI, HPI§	With internal pullups	-400		10	
		A[17:0], D[15:0], HD[7:0]	Bus holders enabled, DV _{DD} = MAX☆	-275		275	
		All other input-only pins		-5		5	
I_{DDC}	Supply current, core C	PU	$CV_{DD} = 1.6 \text{ V}, f_X = 100, ^{\text{¶}} T_C = 25^{\circ}C$		60 [#]		mA
I _{DDP}	Supply current, pins		$DV_{DD} = 3.0 \text{ V}, f_x = 100 \text{ MHz}, ^{\P} T_C = 25^{\circ} \text{C}$		40		mA
		IDLE2	PLL x 1 mode, 20 MHz input		2		
I _{DD}	Supply current, standby	IDLE3 Divide-by-two	T _C = 25°C		1		mA
	J	mode, CLKIN stopped $T_C = 115^{\circ}C$	T _C = 115°C		38		
Ci	Input capacitance					15	pF
Co	Output capacitance					15	pF

[†] All values are typical unless otherwise specified.

 $[\]not \approx V_{IL(MIN)} \le V_I \le V_{IL(MAX)}$ or $V_{IH(MIN)} \le V_I \le V_{IH(MAX)}$



Where: = 1.5 mA (all outputs) = 300 μA (all outputs) I_{OH}

> = 1.5 V V_{Load}

= 20-pF typical load circuit capacitance Ст

Figure 5-1. 3.3-V Test Load Circuit



[‡] All input and output voltage levels except RS, INTO-INT3, NMI, X2/CLKIN, CLKMD1-CLKMD3, BCLKRn, BCLKXn, HCS, HAS, HDS1, HDS2, BIO, TCK, TRST, Dn, An, HDn are LVTTL-compatible.

[§] HPI input signals except for HPIENA and HPI16, when HPIENA = 0.

[¶] Clock mode: PLL × 1 with external source

[#] This value was obtained with 50% usage of MAC and 50% usage of NOP instructions. Actual operating current varies with program being executed.

^{||} This value was obtained with single-cycle external writes, CLKOFF = 0 and load = 15 pF. For more details on how this calculation is performed, refer to the Calculation of TMS320LC54x Power Dissipation application report (literature number SPRA164).

5.4 Package Thermal Resistance Characteristics

Table 5–1 provides the estimated thermal resistance characteristics for the recommended package types used on the SMJ320VC5416 DSP.

Table 5-1. Thermal Resistance Characteristics

PARAMETER	HFG PACKAGE	UNIT
$R_{\Theta JC}$	1.82	°C/W

5.5 Timing Parameter Symbology

Timing parameter symbols used in the timing requirements and switching characteristics tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowercase subscripts and their meanings:

access time С cycle time (period) d delay time disable time en enable time fall time h hold time rise time setup time SH transition time valid time

Unknown, changing, or don't care level

pulse duration (width)

w

Letters and symbols and their meanings:

H High
L Low
V Valid

High impedance

5.6 Internal Oscillator With External Crystal

The internal oscillator is enabled by selecting the appropriate clock mode at reset (this is device-dependent; see Section 3.10) and connecting a crystal or ceramic resonator across X1 and X2/CLKIN. The CPU clock frequency is one-half, one-fourth, or a multiple of the oscillator frequency. The multiply ratio is determined by the bit settings in the CLKMD register.

The crystal should be in fundamental-mode operation, and parallel resonant, with an effective series resistance of 30 Ω maximum and power dissipation of 1 mW. The connection of the required circuit, consisting of the crystal and two load capacitors, is shown in Figure 5–2. The load capacitors, C_1 and C_2 , should be chosen such that the equation below is satisfied. C_L (recommended value of 10 pF) in the equation is the load specified for the crystal.

$$C_L = \frac{C_1 C_2}{(C_1 + C_2)}$$

Table 5-2. Input Clock Frequency Characteristics

	MI	N MAX	UNIT
f _x Input clock frequency	10	† 20 [‡]	MHz

 $^{^{\}dagger}$ This device utilizes a fully static design and therefore can operate with $t_{c(\text{CI})}$ approaching $\infty.$

[‡] It is recommended that the PLL multiply by N clocking option be used for maximum frequency operation.




Figure 5-2. Internal Divide-by-Two Clock Option With External Crystal

5.7 Clock Options

The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four or multiplied by one of several values to generate the internal machine cycle.

5.7.1 Divide-By-Two and Divide-By-Four Clock Options

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in Section 3.10.

When an external clock source is used, the frequency injected must conform to specifications listed in Table 5-4.

An external frequency source can be used by applying an input clock to X2/CLKIN with X1 left unconnected.

Table 5-3 shows the configuration options for the CLKMD pins that generate the external divide-by-2 or divide-by-4 clock option.

Table 5-3. Clock Mode Pin Settings for the Divide-By-2 and By Divide-by-4 Clock Options

CLKMD1	CLKMD2	CLKMD3	CLOCK MODE
0	0	0	1/2, PLL disabled
1	0	1	1/4, PLL disabled
1	1	1	1/2, PLL disabled

Table 5-4 and Table 5-5 assume testing over recommended operating conditions and $H = 0.5t_{c(CO)}$ (see Figure 5-3).

Table 5-4. Divide-By-2 and Divide-by-4 Clock Options Timing Requirements

		5416	-100	
		MIN	MAX	UNIT
t _{c(CI)}	Cycle time, X2/CLKIN	20		ns
t _{f(CI)}	Fall time, X2/CLKIN		4*	ns
t _{r(CI)}	Rise time, X2/CLKIN		4*	ns
t _{w(CIL)}	Pulse duration, X2/CLKIN low	4*		ns
t _{w(CIH)}	Pulse duration, X2/CLKIN high	4*		ns


^{*} Not production tested.

Table 5-5. Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics

	24244777	5	416-100		
	PARAMETER	MIN	TYP	MAX	UNIT
t _{c(CO)}	Cycle time, CLKOUT	10 [†]		‡	ns
t _{d(CIH-CO)}	Delay time, X2/CLKIN high to CLKOUT high/low	4	7	11	ns
t _{f(CO)}	Fall time, CLKOUT			2*	ns
t _{r(CO)}	Rise time, CLKOUT			2*	ns
t _{w(COL)}	Pulse duration, CLKOUT low	H -3*	Н	H + 1*	ns
t _{w(COH)}	Pulse duration, CLKOUT high	H - 2*	Н	H + 1*	ns

^{*} Not production tested.

 $^{^\}ddagger$ This device utilizes a fully static design and therefore can operate with $t_{c(Cl)}$ approaching $\infty.$



NOTE A: The CLKOUT timing in this diagram assumes the CLKOUT divide factor (DIVFCT field in the BSCR) is configured as 00 (CLKOUT not divided). DIVFCT is configured as CLKOUT divided-by-4 mode following reset.

Figure 5-3. External Divide-by-Two Clock Timing

[†] It is recommended that the PLL clocking option be used for maximum frequency operation.

5.7.2 Multiply-By-N Clock Option (PLL Enabled)

The frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a factor of N to generate the internal machine cycle. The selection of the clock mode and the value of N is described in Section 3.10. Following reset, the software PLL can be programmed for the desired multiplication factor. Refer to the TMS320C54x DSP Reference Set, Volume 1: CPU and Peripherals (literature number SPRU131) for detailed information on programming the PLL.

When an external clock source is used, the external frequency injected must conform to specifications listed in Table 5-6.

Table 5-6 and Table 5-7 assume testing over recommended operating conditions and H = $0.5t_{c(CO)}$ (see Figure 5-4).


	• • •		5416	-100	
			MIN	MAX	UNIT
		Integer PLL multiplier N (N = 1-15) [†]	20	200	
t _{c(CI)}	Cycle time, X2/CLKIN	PLL multiplier N = x.5 [†]	20	100	ns
` ′	PLL multiplier N = x.25, x.75 [†]	PLL multiplier N = x.25, x.75 [†]	20	50	
t _{f(CI)}	Fall time, X2/CLKIN	·		4*	ns
t _{r(CI)}	Rise time, X2/CLKIN			4*	ns
t _{w(CIL)}	Pulse duration, X2/CLKIN low		4*		ns
t _{w(CIH)}	Pulse duration, X2/CLKIN high		4*		ns

Table 5-6. Multiply-By-N Clock Option Timing Requirements

Table 5-7. Multiply-By-N Clock Option Switching Characteristics

	PARAMETER			416-100		
	PARAMETER		MIN	TYP	MAX	UNIT
t _{c(CO)}	Cycle time, CLKOUT		10			ns
t _{d(CI-CO)}	Delay time, X2/CLKIN high/low to CLKOUT high/low		4	7	11	ns
t _{f(CO)}	Fall time, CLKOUT				2*	ns
t _{r(CO)}	Rise time, CLKOUT				2*	ns
t _{w(COL)}	Pulse duration, CLKOUT low		H - 3*	Н	H + 1*	ns
t _{w(COH)}	Pulse duration, CLKOUT high		H - 2*	Н	H + 1*	ns
t _p	Transitory phase, PLL lock-up time				30*	μs

^{*} Not production tested.



NOTE A: The CLKOUT timing in this diagram assumes the CLKOUT divide factor (DIVFCT field in the BSCR) is configured as 00 (CLKOUT not divided). DIVFCT is configured as CLKOUT divided-by-4 mode following reset.

Figure 5-4. Multiply-by-One Clock Timing

^{*} Not production tested.

[†] N is the multiplication factor.

5.8 Memory and Parallel I/O Interface Timing

5.8.1 Memory Read

External memory reads can be performed in consecutive or nonconsecutive mode under control of the $\overline{\text{CONSEC}}$ bit in the BSCR. Table 5–8 and Table 5–9 assume testing over recommended operating conditions with $\overline{\text{MSTRB}}$ = 0 and H = 0.5t_{c(CO)} (see Figure 5–5 and Figure 5–6).

Table 5-8. Memory Read Timing Requirements

		5416-	100	
		MIN	MAX 4H-9 2H-9	UNIT
t _{a(A)M1}	Access time, read data access from address valid, first read access [†]		4H-9	ns
t _{a(A)M2}	Access time, read data access from address valid, consecutive read accesses [†]		2H-9	ns
t _{su(D)R}	Setup time, read data valid before CLKOUT low	7		ns
t _{h(D)R}	Hold time, read data valid after CLKOUT low	0		ns


[†] Address,R/W, PS, DS, and IS timings are all included in timings referenced as address.

Table 5-9. Memory Read Switching Characteristics

	PARAMETER	5416-100		UNIT
	PARAMETER	MIN	MIN MAX	
t _{d(CLKL-A)}	Delay time, CLKOUT low to address valid [†]	- 1*	4	ns
t _{d(CLKL-MSL)}	Delay time, CLKOUT low to MSTRB low	- 1*	4	ns
t _{d(CLKL-MSH)}	Delay time, CLKOUT low to MSTRB high	- 1*	4*	ns

^{*} Not production tested.

 $^{^{\}dagger}$ Address,R/ \overline{W} , \overline{PS} , \overline{DS} , and \overline{IS} timings are all included in timings referenced as address.



 $^{^\}dagger$ Address,R/\overline{W}, \overline{PS}, \overline{DS}, and \overline{IS} timings are all included in timings referenced as address.

Figure 5-5. Nonconsecutive Mode Memory Reads




Figure 5-6. Consecutive Mode Memory Reads

5.8.2 Memory Write


Table 5–10 assumes testing over recommended operating conditions with \overline{MSTRB} = 0 and H = 0.5t_{c(CO)} (see Figure 5-7).

Table 5-10. Memory Write Switching Characteristics

	DADAMETER		5416-100		
	PARAMETER		MIN	MAX	UNIT
t _{d(CLKL-A)}	Delay time, CLKOUT low to address valid [†]		- 1*	4	ns
t _{su(A)MSL}	Setup time, address valid before MSTRB low [†]		2H - 3		ns
t _{d(CLKL-D)W}	Delay time, CLKOUT low to data valid		- 1*	4	ns
t _{su(D)MSH}	Setup time, data valid before MSTRB high		2H - 5	2H + 6	ns
t _{h(D)MSH}	Hold time, data valid after MSTRB high		2H - 5*	2H + 6*	ns
t _{d(CLKL-MSL)}	Delay time, CLKOUT low to MSTRB low		- 1*	4	ns
t _{w(SL)MS}	Pulse duration, MSTRB low	2	2H - 3.2*		ns
t _{d(CLKL-MSH)}	Delay time, CLKOUT low to MSTRB high		- 1*	4*	ns

^{*} Not production tested.

 $^{^{\}dagger}$ Address, R/ $\overline{\text{W}}$, $\overline{\text{PS}}$, $\overline{\text{DS}}$, and $\overline{\text{IS}}$ timings are all included in timings referenced as address.



[†] Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.

Figure 5-7. Memory Write ($\overline{MSTRB} = 0$)



5.8.3 I/O Read

Table 5-11 and Table 5-12 assume testing over recommended operating conditions, $\overline{\text{IOSTRB}} = 0$, and $H = 0.5t_{c(CO)}$ (see Figure 5-8).

Table 5-11. I/O Read Timing Requirements

		54 ⁻	5416-100	
		MIN	MAX	UNIT
t _{a(A)M1}	Access time, read data access from address valid, first read access†		4H - 9	ns
t _{su(D)R}	Setup time, read data valid before CLKOUT low	7		ns
t _{h(D)R}	Hold time, read data valid after CLKOUT low	C		ns


[†] Address R/W, PS, DS, and IS timings are included in timings referenced as address.

Table 5-12. I/O Read Switching Characteristics

	DADAMETED	5416-100		LINUT
	PARAMETER	MIN	MAX	UNIT
t _{d(CLKL-A)}	Delay time, CLKOUT low to address valid [†]	- 1*	4	ns
t _{d(CLKL-IOSL)}	Delay time, CLKOUT low to IOSTRB low	- 1*	4	ns
t _{d(CLKL-IOSH)}	Delay time, CLKOUT low to IOSTRB high	- 1*	4	ns

^{*} Not production tested.

[†] Address R/W, PS, DS, and IS timings are included in timings referenced as address.



[†] Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.

Figure 5-8. Parallel I/O Port Read (IOSTRB = 0)

5.8.4 I/O Write


Table 5-13 assumes testing over recommended operating conditions, $\overline{IOSTRB} = 0$, and $H = 0.5t_{c(CO)}$ (see Figure 5-9).

Table 5-13. I/O Write Switching Characteristics

	DADAMETED	5416	5-100	
	PARAMETER	MIN	MAX	UNIT
t _{d(CLKL-A)}	Delay time, CLKOUT low to address valid [†]	- 1*	4	ns
t _{su(A)IOSL}	Setup time, address valid before IOSTRB low [†]	2H - 3		ns
t _d (CLKL-D)W	Delay time, CLKOUT low to write data valid	- 1*	4	ns
t _{su(D)IOSH}	Setup time, data valid before IOSTRB high	2H - 5	2H + 6*	ns
t _{h(D)IOSH}	Hold time, data valid after IOSTRB high	2H - 5*	2H + 6*	ns
t _{d(CLKL-IOSL)}	Delay time, CLKOUT low to IOSTRB low	- 1*	4	ns
t _{w(SL)IOS}	Pulse duration, IOSTRB low	2H - 2*		ns
t _{d(CLKL-IOSH)}	Delay time, CLKOUT low to IOSTRB high	- 1*	4	ns

^{*} Not production tested.

 $^{^{\}dagger}$ Address R/ \overline{W} , \overline{PS} , \overline{DS} , and \overline{IS} timings are included in timings referenced as address.



[†] Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.

Figure 5-9. Parallel I/O Port Write (IOSTRB = 0)

5.9 Ready Timing for Externally Generated Wait States

Table 5–14 and Table 5–15 assume testing over recommended operating conditions and $H = 0.5t_{c(CO)}$ (see Figure 5–10, Figure 5–11, Figure 5–12, and Figure 5–13).

Table 5-14. Ready Timing Requirements for Externally Generated Wait States[†]

		5416-100		
		MIN	MAX	UNIT
t _{su(RDY)}	Setup time, READY before CLKOUT low	7		ns
t _{h(RDY)}	Hold time, READY after CLKOUT low	0		ns
t _{v(RDY)} MSTRB	Valid time, READY after MSTRB low [‡]		4H - 6.2*	ns
t _{h(RDY)} MSTRB	Hold time, READY after MSTRB low [‡]	4H*		ns
t _{v(RDY)} IOSTRB	Valid time, READY after IOSTRB low [‡]		4H - 6*	ns
t _{h(RDY)} IOSTRB	Hold time, READY after IOSTRB low [‡]	4H*		ns

^{*} Not production tested.

Table 5-15. Ready Switching Characteristics for Externally Generated Wait States†

	DADAMETED	5416-100		LINUT
	PARAMETER	MIN	MAX	UNIT
t _{d(MSCL)}	Delay time, CLKOUT low to MSC low	-1*	4	ns
t _{d(MSCH)}	Delay time, CLKOUT low to MSC high	-1*	4	ns

^{*} Not production tested.

[†] The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.

[‡] These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.

[†] The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.




Figure 5-10. Memory Read With Externally Generated Wait States




Figure 5-11. Memory Write With Externally Generated Wait States




Figure 5-12. I/O Read With Externally Generated Wait States




Figure 5-13. I/O Write With Externally Generated Wait States

5.10 HOLD and HOLDA Timings

Table 5-16 and Table 5-17 assume testing over recommended operating conditions and $H = 0.5t_{c(CO)}$ (see Figure 5-14).

Table 5-16. HOLD and HOLDA Timing Requirements

		5416-100		
		MIN	MAX	UNIT
t _{w(HOLD)}	Pulse duration, HOLD low duration	4H+8*		ns
t _{su(HOLD)}	Setup time, HOLD before CLKOUT low [†]	7		ns

^{*} Not production tested.

Table 5-17. HOLD and HOLDA Switching Characteristics

	DADAMETED	5416	5416-100 MIN MAX	
	PARAMETER	MIN		
t _{dis(CLKL-A)}	Disable time, Address, PS, DS, TS high impedance from CLKOUT low		3*	ns
t _{dis(CLKL-RW)}	Disable time, R/W high impedance from CLKOUT low		3*	ns
t _{dis(CLKL-S)}	Disable time, MSTRB, IOSTRB high impedance from CLKOUT low		3*	ns
t _{en(CLKL-A)}	Enable time, Address, \overline{PS} , \overline{DS} , \overline{IS} valid from CLKOUT low		2H+3*	ns
t _{en(CLKL-RW)}	Enable time, R/\overline{W} enabled from CLKOUT low		2H+3*	ns
t _{en(CLKL-S)}	Enable time, $\overline{\text{MSTRB}}$, $\overline{\text{IOSTRB}}$ enabled from CLKOUT low	2	2H+3*	ns
	Valid time, HOLDA low after CLKOUT low	- 1*	4	ns
t _{v(HOLDA)}	Valid time, HOLDA high after CLKOUT low	- 1*	4*	ns
t _{w(HOLDA)}	Pulse duration, HOLDA low duration	2H-3*		ns
		•		

^{*} Not production tested.



[†] This input can be driven from an asynchronous source, therefore, there are no specific timing requirements with respect to CLKOUT, however, if this timing is met, the input will be recognized on the CLKOUT edge referenced.

SGUS035A

61




Figure 5-14. $\overline{\text{HOLD}}$ and $\overline{\text{HOLDA}}$ Timings (HM = 1)

5.11 Reset, BIO, Interrupt, and MP/MC Timings

Table 5-18 assumes testing over recommended operating conditions and H = 0.5t_{c(CO)} (see Figure 5-15, Figure 5-16, and Figure 5-17).

Table 5-18. Reset, BIO, Interrupt, and MP/MC Timing Requirements

		5416-100	
		MIN MAX	UNIT
t _{h(RS)}	Hold time, RS after CLKOUT low#	2*	ns
t _{h(BIO)}	Hold time, BIO after CLKOUT low#	4	ns
t _{h(INT)}	Hold time, INTn, NMI, after CLKOUT low ^{†#}	0	ns
t _{h(MPMC)}	Hold time, MP/MC after CLKOUT low#	4*	ns
t _{w(RSL)}	Pulse duration, RS low ^{‡§}	4H+3*	ns
t _{w(BIO)} S	Pulse duration, BIO low, synchronous	2H+3*	ns
t _{w(BIO)} A	Pulse duration, BIO low, asynchronous	4H*	ns
t _{w(INTH)} S	Pulse duration, INTn, NMI high (synchronous)	2H+2*	ns
t _{w(INTH)} A	Pulse duration, INTn, NMI high (asynchronous)	4H*	ns
t _{w(INTL)S}	Pulse duration, INTn, NMI low (synchronous)	2H+2*	ns
t _{w(INTL)} A	Pulse duration, INTn, NMI low (asynchronous)	4H*	ns
t _{w(INTL)} WKP	Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup	7*	ns
t _{su(RS)}	Setup time, RS before X2/CLKIN low¶#	3*	ns
t _{su(BIO)}	Setup time, BIO before CLKOUT low#	7	ns
t _{su(INT)}	Setup time, INTn, NMI, RS before CLKOUT low#	7	ns
t _{su(MPMC)}	Setup time, MP/MC before CLKOUT low#	5*	ns

^{*} Not production tested.



[†] The external interrupts (INTO-INT3, NMI) are synchronized to the core CPU by way of a two-flip-flop synchronizer that samples these inputs with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is corresponding to three CLKOUTs sampling sequence.

[‡] If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50 µs to ensure synchronization and lock-in of the PLL.

[§] Note that $\overline{\text{RS}}$ may cause a change in clock frequency, therefore changing the value of H.

The diagram assumes clock mode is divide-by-2 and the CLKOUT divide factor is set to no-divide mode (DIVFCT=00 field in the BSCR).

[#] These inputs can be driven from an asynchronous source, therefore, there are no specific timing requirements with respect to CLKOUT, however, if setup and hold timings are met, the input will be recognized on the CLKOUT edge referenced.




Figure 5-15. Reset and BIO Timings




Figure 5-16. Interrupt Timing




Figure 5-17. MP/MC Timing

5.12 Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings

Table 5–19 assumes testing over recommended operating conditions and $H = 0.5t_{c(CO)}$ (see Figure 5–18).

Table 5-19. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Switching Characteristics

	DADAMETED	5416-		
	PARAMETER	MIN	MAX	UNIT
t _d (CLKL-IAQL)	Delay time, CLKOUT low to IAQ low	- 1*	4	ns
t _{d(CLKL-IAQH)}	Delay time, CLKOUT low to IAQ high	- 1*	4	ns
t _d (CLKL-IACKL)	Delay time, CLKOUT low to IACK low	- 1.2*	4	ns
t _d (CLKL-IACKH)	Delay time, CLKOUT low to IACK high	- 1*	4	ns
t _{d(CLKL-A)}	Delay time, CLKOUT low to address valid	- 1*	4	ns
t _{w(IAQL)}	Pulse duration, IAQ low	2H - 2*		ns
t _{w(IACKL)}	Pulse duration, IACK low	2H - 3*		ns

^{*} Not production tested.




Figure 5-18. Instruction Acquisition (IAQ) and Interrupt Acknowledge (IACK) Timings

5.13 External Flag (XF) and TOUT Timings

Table 5–20 assumes testing over recommended operating conditions and $H = 0.5t_{c(CO)}$ (see Figure 5–19 and Figure 5–20).

Table 5-20. External Flag (XF) and TOUT Switching Characteristics

	DADAMETER	5416-10		
	PARAMETER	MIN MAX		UNIT
	Delay time, CLKOUT low to XF high	- 1*	4	
t _{d(XF)}	Delay time, CLKOUT low to XF low	- 1*	4	ns
t _{d(TOUTH)}	Delay time, CLKOUT low to TOUT high	- 1*	4*	ns
t _{d(TOUTL)}	Delay time, CLKOUT low to TOUT low	- 1*	4	ns
t _{w(TOUT)}	Pulse duration, TOUT	2H - 4*		ns

^{*} Not production tested.




Figure 5-19. External Flag (XF) Timing




Figure 5-20. TOUT Timing

5.14 Multichannel Buffered Serial Port (McBSP) Timing

McBSP Transmit and Receive Timings 5.14.1

Table 5-21 and Table 5-22 assume testing over recommended operating conditions (see Figure 5-21 and Figure 5-22).

Table 5-21. McBSP Transmit and Receive Timing Requirements[†]

			5416-	100	
			MIN	MAX	UNIT
t _{c(BCKRX)}	Cycle time, BCLKR/X [‡]	BCLKR/X ext	4P [§]		ns
t _{w(BCKRX)}	Pulse duration, BCLKR/X high or BCLKR/X low [‡]	BCLKR/X ext	2P-1*§		ns
	Oct of the control PEOP bight before POLKP to	BCLKR int	8		ne
t _{su(BFRH-BCKRL)}	Setup time, external BFSR high before BCLKR low	BCLKR ext	1		ns
	Held from a few all PEOP bight offer POLKP to	BCLKR int 1			
t _h (BCKRL-BFRH)	Hold time, external BFSR high after BCLKR low	BCLKR ext	2		ns
	Setup time, BDR valid before BCLKR low	BCLKR int	7		
t _{su(BDRV-BCKRL)}		BCLKR ext	1		ns
	Held from DDD and after DOLKD In	BCLKR int	2		
t _h (BCKRL-BDRV)	Hold time, BDR valid after BCLKR low	BCLKR ext	3		ns
	Oct of the control PEOV bish before POLICY by	BCLKX int	8		
t _{su(BFXH-BCKXL)}	Setup time, external BFSX high before BCLKX low	BCLKX ext	1		ns
	Held from a few all PEOV bish after POHOV b	BCLKX int	0		
th(BCKXL-BFXH)	Hold time, external BFSX high after BCLKX low	BCLKX ext	2		ns
t _{r(BCKRX)}	Rise time, BCKR/X	BCLKR/X ext		6*	ns
t _{f(BCKRX)}	Fall time, BCKR/X	BCLKR/X ext		6*	ns

^{*} Not production tested.

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

[‡] Note that in some cases, for example when driving another 54x device McBSP, maximum serial port clocking rates may not be achievable at maximum CPU clock frequency due to transmitted data timings and corresponding receive timing requirements. A separate detailed timing analysis should be performed for each specific McBSP interface.

[§] P = 1 / (2 * processor clock)

Table 5-22. McBSP Transmit and Receive Switching Characteristics[†]

				5416-100		
	PARAMETER			MIN	MAX	UNIT
t _{c(BCKRX)}	Cycle time, BCLKR/X#		BCLKR/X int	4P [‡]		ns
t _{w(BCKRXH)}	Pulse duration, BCLKR/X high#		BCLKR/X int	D - 1*§	D + 1*§	ns
t _{w(BCKRXL)}	Pulse duration, BCLKR/X low#		BCLKR/X int	C - 1*§	C + 1*§	ns
	Date than BOLKS high to interest BEOD and	Delay time, BCLKR high to internal BFSR valid		- 3*	3	ns
t _d (BCKRH-BFRV)	Delay time, BCLKH high to internal BFSH valid			0*	11	ns
	D. I. BOLIOVICIA DEGN. III		BCLKX int	- 1*	5	
t _d (BCKXH-BFXV)	Delay time, BCLKX high to internal BFSX valid		BCLKX ext	3*	11	ns
	Disable time, BCLKX high to BDX high impedance for	ollowing last data	BCLKX int		6*	
^t dis(BCKXH-BDXHZ)	bit of transfer		BCLKX ext		10*	ns
		5)/5)/4	BCLKX int	- 1* [¶]	10	
	Data than BOLIOVENER BOW and	DXENA = 0	BCLKX ext	3*	20	
^t d(BCKXH-BDXV)	Delay time, BCLKX high to BDX valid	DVENIA 4	BCLKX int	- 1* [¶]	20	ns
	DXENA = 1		BCLKX ext	2.8*	30	
	Delay time, BFSX high to BDX valid		BFSX int	-1.2* [¶]	7*	
t _d (BFXH-BDXV)	ONLY applies when in data delay 0 (XDATDLY = 00th	o) mode	BFSX ext	3*	11*	ns

^{*} Not production tested.

[#] Note that in some cases, for example when driving another 54x device McBSP, maximum serial port clocking rates may not be achievable at maximum CPU clock frequency due to transmitted data timings and corresponding receive timing requirements. A separate detailed timing analysis should be performed for each specific McBSP interface.




Figure 5-21. McBSP Receive Timings

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

[‡] P = 1 / (2 * processor clock)

[§] T = BCLKRX period = (1 + CLKGDV) * 2P

C = BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

[¶] Minimum delay times also represent minimum output hold times.




Figure 5-22. McBSP Transmit Timings

69

5.14.2 McBSP General-Purpose I/O Timing

Table 5-23 and Table 5-24 assume testing over recommended operating conditions (see Figure 5-23).

Table 5-23. McBSP General-Purpose I/O Timing Requirements

		5416-100 MIN M	100	
		MIN	MAX	UNIT
t _{su(BGPIO-COH)}	Setup time, BGPIOx input mode before CLKOUT high [†]	7		ns
t _{h(COH-BGPIO)}	Hold time, BGPIOx input mode after CLKOUT high [†]	0		ns


[†] BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

Table 5-24. McBSP General-Purpose I/O Switching Characteristics

	DADAMETED	5416-	100	UNIT
	PARAMETER	MIN	MIN MAX	
t _d (COH-BGPIO)	Delay time, CLKOUT high to BGPIOx output mode [‡]	- 2*	4	ns

^{*} Not production tested.

[‡] BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.



[†] BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

Figure 5-23. McBSP General-Purpose I/O Timings

^{*} BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.

5.14.3 McBSP as SPI Master or Slave Timing

Table 5-25 to Table 5-32 assume testing over recommended operating conditions (see Figure 5-24, Figure 5-25, Figure 5-26, and Figure 5-27).

Table 5-25. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)[†]

			54	16-100		
		MAS	TER	SLAVE	•	UNIT
		MIN	MAX	MIN	MAX	
t _{su(BDRV-BCKXL)}	Setup time, BDR valid before BCLKX low	12		2.2 - 6P* [‡]		ns
t _{h(BCKXL-BDRV)}	Hold time, BDR valid after BCLKX low	4		5 + 12P* [‡]		ns

^{*} Not production tested.

Table 5-26. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)[†]

	PARAMETER	MAS	TER§	SL	AVE	UNIT
		MIN	MAX	MIN	MAX	
t _{h(BCKXL-BFXL)}	Hold time, BFSX low after BCLKX low [¶]	T - 3*	T + 4			ns
t _{d(BFXL-BCKXH)}	Delay time, BFSX low to BCLKX high#	C - 4*	C + 3*			ns
t _{d(BCKXH-BDXV)}	Delay time, BCLKX high to BDX valid	- 4*	5	6P + 2* [‡]	10P + 17 [‡]	ns
t _{dis(BCKXL-BDXHZ)}	Disable time, BDX high impedance following last data bit from BCLKX low	C - 2*	C + 3*			ns
t _{dis(BFXH-BDXHZ)}	Disable time, BDX high impedance following last data bit from BFSX high			2P- 4* [‡]	6P + 17* [‡]	ns
t _{d(BFXL-BDXV)}	Delay time, BFSX low to BDX valid			4P+ 2*‡	8P + 17* [‡]	ns

^{*} Not production tested.

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).




Figure 5-24. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $^{^{\}ddagger}$ P = 1 / (2 * processor clock)

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] P = 1 / (2 * processor clock)

[§] T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

Table 5-27. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)[†]

			54	16-100		
		MAS	MASTER SLAVE		UNIT	
		MIN	MAX	MIN	MAX	
t _{su(BDRV-BCKXL)}	Setup time, BDR valid before BCLKX low	12		2.2 - 6P* [‡]		ns
t _{h(BCKXH-BDRV)}	Hold time, BDR valid after BCLKX high	4		5 + 12P*‡		ns

^{*} Not production tested.

Table 5-28. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)[†]

	PARAMETER	MAS	TER§	SI	_AVE	UNIT
		MIN	MAX	MIN	MAX	
t _{h(BCKXL-BFXL)}	Hold time, BFSX low after BCLKX low [¶]	C -3*	C + 4			ns
t _{d(BFXL-BCKXH)}	Delay time, BFSX low to BCLKX high#	T - 4*	T + 3*			ns
t _{d(BCKXL-BDXV)}	Delay time, BCLKX low to BDX valid	- 4*	5	6P + 2*‡	10P + 17 [‡]	ns
t _{dis(BCKXL-BDXHZ)}	Disable time, BDX high impedance following last data bit from BCLKX low	- 2*	4*	6P - 4* [‡]	10P + 17* [‡]	ns
t _{d(BFXL-BDXV)}	Delay time, BFSX low to BDX valid	D - 2*	D + 4*	4P + 2* [‡]	8P + 17* [‡]	ns

^{*} Not production tested.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).




Figure 5-25. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $^{^{\}ddagger}$ P = 1 / (2 * processor clock)

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $^{^{\}ddagger}$ P = 1 / (2 * processor clock)

[§] T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

Table 5-29. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)[†]

			5416-100			
		MAS	TER	SLAV	E	UNIT
		MIN	MAX	MIN	MAX	
t _{su(BDRV-BCKXH)}	Setup time, BDR valid before BCLKX high	12		2 - 6P* [‡]		ns
t _{h(BCKXH-BDRV)}	Hold time, BDR valid after BCLKX high	4		5 + 12P* [‡]		ns

^{*} Not production tested.

Table 5-30. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)[†]

					5416-100						
	PARAMETER	MAS	TER§	SL	AVE	UNIT					
		MIN	MAX	MIN	MAX						
t _{h(BCKXH-BFXL)}	Hold time, BFSX low after BCLKX high [¶]	T - 3*	T + 4			ns					
t _{d(BFXL-BCKXL)}	Delay time, BFSX low to BCLKX low#	D - 4*	D + 3*			ns					
t _{d(BCKXL-BDXV)}	Delay time, BCLKX low to BDX valid	- 4*	5	6P + 2* [‡]	10P + 17 [‡]	ns					
t _{dis(BCKXH-BDXHZ)}	Disable time, BDX high impedance following last data bit from BCLKX high	D - 2*	D + 3*			ns					
t _{dis(BFXH-BDXHZ)}	Disable time, BDX high impedance following last data bit from BFSX high			2P - 4* [‡]	6P + 17* [‡]	ns					
t _d (BFXL-BDXV)	Delay time, BFSX low to BDX valid			4P + 2* [‡]	8P + 17* [‡]	ns					

^{*} Not production tested.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP




Figure 5-26. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] P = 1 / (2 * processor clock)

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] P = 1 / (2 * processor clock)

[§] T = BCLKX period = (1 + CLKGDV) * 2P

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).

Table 5-31. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)[†]

			5416-100			
		MASTER SLAVE		UNIT		
		MIN	MAX	MIN	MAX	
t _{su(BDRV-BCKXL)}	Setup time, BDR valid before BCLKX low	12		2 - 6P* [‡]		ns
t _{h(BCKXL-BDRV)}	Hold time, BDR valid after BCLKX low	4		5 + 12P*‡		ns

^{*} Not production tested.

Table 5-32. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)[†]

	PARAMETER	MAS	TER§	SI	UNIT	
		MIN	MAX	MIN	MAX	
t _{h(BCKXH-BFXL)}	Hold time, BFSX low after BCLKX high [¶]	D - 3*	D + 4			ns
t _{d(BFXL-BCKXL)}	Delay time, BFSX low to BCLKX low#	T - 4*	T + 3*			ns
t _{d(BCKXH-BDXV)}	Delay time, BCLKX high to BDX valid	- 4*	5	6P + 2*‡	10P + 17 [‡]	ns
t _{dis(BCKXH-BDXHZ)}	Disable time, BDX high impedance following last data bit from BCLKX high	- 2*	4*	6P - 4* [‡]	10P + 17* [‡]	ns
t _{d(BFXL-BDXV)}	Delay time, BFSX low to BDX valid	C - 2*	C + 4*	4P + 2* [‡]	8P + 17* [‡]	ns

^{*} Not production tested.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).




Figure 5-27. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $^{^{\}ddagger}$ P = 1 / (2 * processor clock)

[†] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

 $^{^{\}ddagger}$ P = 1 / (2 * processor clock)

[§] T = BCLKX period = (1 + CLKGDV) * 2P

C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2P when CLKGDV is even

FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally.

5.15 Host-Port Interface Timing

5.15.1 **HPI8 Mode**

Table 5-33 and Table 5-34 assume testing over recommended operating conditions and P = 1/(2 * processor)clock) (see Figure 5-28 through Figure 5-31). In the following tables, DS refers to the logical OR of HCS, HDS1, and HDS2. HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). HAD stands for HCNTL0, HCNTL1, and HR/\overline{W} .

Table 5-33. HPI8 Mode Timing Requirements

		5416	-100	
		MIN	MAX	UNIT
t _{su(HBV-DSL)}	Setup time, HBIL valid before DS low (when $\overline{\text{HAS}}$ is not used), or HBIL valid before $\overline{\text{HAS}}$ low	6		ns
t _{h(DSL-HBV)}	Hold time, HBIL valid after DS low (when $\overline{\text{HAS}}$ is not used), or HBIL valid after $\overline{\text{HAS}}$ low	3		ns
t _{su(HSL-DSL)}	Setup time, HAS low before DS low	8*		ns
t _{w(DSL)}	Pulse duration, DS low	13*		ns
t _{w(DSH)}	Pulse duration, DS high	7*		ns
t _{su(HDV-DSH)}	Setup time, HD valid before DS high, HPI write	3		ns
t _{h(DSH-HDV)W}	Hold time, HD valid after DS high, HPI write	2		ns
t _{su(GPIO-COH)}	Setup time, HDx input valid before CLKOUT high, HDx configured as general-purpose input	6*		ns
t _{h(GPIO-COH)}	Hold time, HDx input valid before CLKOUT high, HDx configured as general-purpose input	0*	·	ns

^{*} Not production tested.

Table 5-34. HPI8 Mode Switching Characteristics


	DADAMETED		54	5416-100		
	PAR	AMETER	MIN	MAX	UNIT	
t _{en(DSL-HD)}	Enable time, HD driven from DS	Slow	0*	10*	ns	
		Case 1a: Memory accesses when DMAC is active in 32-bit mode and $t_{w(DSH)} < 36P^{\dagger}$	36P+10-t _{w(DSH)} *			
		Case 1b: Memory accesses when DMAC is active in 32-bit mode and $t_{w(DSH)} \ge 36P^{\dagger}$		10*		
	Delay time, DS low to HD	Case 1c: Memory accesses when DMAC is active in 16-bit mode and $t_{w(DSH)} < I8P^{\dagger}$	1			
$t_{d(DSL\text{-}HDV1)}$	valid for first byte of an HPI read	Case 1d: Memory accesses when DMAC is active in 16-bit mode and $t_{w(DSH)} \ge 18P^{\dagger}$		ns		
		Case 2a: Memory accesses when DMAC is inactive and $t_{w(DSH)} < 10P^{\dagger}$	1			
		Case 2b: Memory accesses when DMAC is inactive and $t_{w(DSH)} \ge 10P^{\dagger}$	10*			
		Case 3: Register accesses		10*		
t _{d(DSL-HDV2)}	Delay time, DS low to HD valid	for second byte of an HPI read		10*	ns	
t _{h(DSH-HDV)R}	Hold time, HD valid after DS hig	nh, for a HPI read	0*		ns	
t _{v(HYH-HDV)}	Valid time, HD valid after HRDY	'high	2*		ns	
t _{d(DSH-HYL)}	Delay time, DS high to HRDY lo	ow [‡]	8*		ns	
		Case 1a: Memory accesses when DMAC is active in 16-bit mode [†]		18P+6*		
t _{d(DSH-HYH)}	Delay time, DS high to HRDY high [‡]	n to HRDY Case 1b: Memory accesses when DMAC is active in 32-bit mode [†]		36P+6*		
	Ü	Case 2: Memory accesses when DMAC is inactive [†]	10P+6*			
		Case 3: Write accesses to HPIC register§		6P+6*		
t _{d(HCS-HRDY)}	Delay time, HCS low/high to HF	RDY low/high		6*	ns	
t _{d(COH-HYH)}	Delay time, CLKOUT high to HF	RDY high	9		ns	
t _{d(COH-HTX)}	Delay time, CLKOUT high to HI		6	ns		
t _{d(COH-GPIO)}	Delay time, CLKOUT high t general-purpose output	o HDx output change. HDx is configured as a	5*		ns	

^{*} Not production tested.

[†] DMAC stands for direct memory access controller (DMAC). The HPI8 shares the internal DMA bus with the DMAC, thus HPI8 access times are affected by DMAC activity.

[‡] The HRDY output is always high when the HCS input is high, regardless of DS timings.

[§] This timing applies when writing a one to the DSPINT bit or HINT bit of the HPIC register. All other writes to the HPIC occur asynchronously, and do not cause HRDY to be deasserted.



 $^{^{\}dagger}$ HAD refers to HCNTL0, HCNTL1, and HR/ $\overline{\!W}\!.$

Figure 5-28. Using HDS to Control Accesses (HCS Always Low)

[‡] When HAS is not used (HAS always high)




Figure 5-29. Using HCS to Control Accesses





Figure 5-30. HINT Timing



[†] GPIOx refers to HD0, HD1, HD2, ...HD7, when the HD bus is configured for general-purpose input/output (I/O).

Figure 5-31. GPIOx[†] Timings

5.15.2 **HPI16 Mode**

Table 5-35 and Table 5-36 assume testing over recommended operating conditions and P = 1/(2 * processor)clock) (see Figure 5-32 through Figure 5-34). In the following tables, DS refers to the logical OR of HCS, HDS1, and HDS2, and HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). These timings are shown assuming that HDS is the signal controlling the transfer. See the TMS320C54x DSP Reference Set, Volume 5: Enhanced Peripherals (literature number SPRU302) for addition information.

Table 5-35. HPI16 Mode Timing Requirements

				5416-1			
				MIN	MAX	UNIT	
t _{su(HBV-DSL)}	Setup time, HR/W valid before D	OS falling edge		6		ns	
t _{h(DSL-HBV)}	Hold time, HR/W valid after DS	falling edge		5		ns	
t _{su(HAV-DSH)}	Setup time, address valid before	DS rising edge (write)		5*		ns	
t _{su(HAV-DSL)}	Setup time, address valid before	DS falling edge (read)		-(4P - 6)*		ns	
t _{h(DSH-HAV)}	Hold time, address valid after D	S rising edge		1*		ns	
t _{w(DSL)}	Pulse duration, DS low	30*		ns			
t _{w(DSH)}	Pulse duration, DS high			10*		ns	
	Cycle time, DS rising edge to next DS rising edge	Manager Bank and the	Reads	10P + 30*			
		Memory accesses with no DMA activity.	Writes	10P + 10*]	
		Management of the AC his DMA and the	Reads	16P + 30*			
t _{c(DSH-DSH)}		Memory accesses with 16-bit DMA activity.	Writes	16P + 10*		ns	
		M	Reads	24P + 30*			
		Memory accesses with 32-bit DMA activity.					
t _{su(HDV-DSH)} W	Setup time, HD valid before DS rising edge					ns	
t _{h(DSH-HDV)W}	Hold time, HD valid after DS risi	ng edge, write		2		ns	

^{*} Not production tested.



Table 5-36. HPI16 Mode Switching Characteristics

			5416-100			
		PARAMETER	MIN	MAX	UNIT	
t _{d(DSL-HDD)}	Delay time, DS	low to HD driven	0*	10*		
		Case 1a: Memory accesses initiated immediately following a write when DMAC is active in 32-bit mode and $t_{\text{w(DSH)}}$ was < 26P		48P + 20 - t _{w(DSH)} *		
		Case 1b: Memory access not immediately following a write when DMAC is active in 32-bit mode		24P + 20*		
	Delay time, DS low to HD	Case 1c: Memory accesses initiated immediately following a write when DMAC is active in 16-bit mode and $t_{\text{W(DSH)}}$ was < 18P		32P + 20 - t _{w(DSH)} *	ns	
[†] d(DSL-HDV1)	valid for first word of an HPI read	DMAC is active in 16 bit made		16P + 20*		
				20P + 20 - t _{w(DSH)} *		
		Case 2b: Memory accesses not immediately following a write when DMAC is inactive		10P + 20*		
	Delay time,	Memory writes when no DMA is active		10P + 5*		
t _{d(DSH-HYH)}	· · · · · · · · · · · · · · · · · · ·			16P + 5*	ns	
	HRDY high	Memory writes with one or more 32-bit DMA channels active		24P + 5*		
t _{v(HYH-HDV)}	Valid time, HD v	valid after HRDY high		7*	ns	
t _{h(DSH-HDV)R}	Hold time, HD v	valid after DS rising edge, read	1*	6*	ns	
t _{d(COH-HYH)}	Delay time, CLI	OUT rising edge to HRDY high		5	ns	
t _{d(DSL-HYL)}	Delay time, DS	low to HRDY low		12*	ns	
t _{d(DSH-HYL)}	Delay time, DS	high to HRDY low		12*	ns	

^{*} Not production tested.




Figure 5-32. Nonmultiplexed Read Timings

81




Figure 5-33. Nonmultiplexed Write Timings





Figure 5-34. HRDY Relative to CLKOUT

6 **Mechanical Data**

Ceramic Quad Flatpack Mechanical Data 6.1 HFG (S-CQFP-F164)

CERAMIC QUAD FLATPACK WITH NCTB



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier
- D. This package is hermetically sealed with a metal lid.
- E. The leads are gold-plated and can be solder-dipped.
- F. Leads not shown for clarity purposes
- G. Falls within JEDEC MO-113AA (REV D)

Figure 6-1. SMJ320VC5416 164-Pin Ceramic Quad Flatpack (HFG)



www.ti.com 5-Sep-2011

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
5962-0153001QXA	ACTIVE	CFP	HFG	164	1	TBD	Call TI	Call TI	
SM320VC5416HFGW10	ACTIVE	CFP	HFG	164	1	TBD	Call TI	N / A for Pkg Type	
SMJ320VC5416HFGW10	ACTIVE	CFP	HFG	164	1	TBD	Call TI	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SMJ320VC5416:

Catalog: TMS320VC5416

NOTE: Qualified Version Definitions:






5-Sep-2011

Catalog - TI's standard catalog product

HFG (S-CQFP-F164)

CERAMIC QUAD FLATPACK WITH NCTB



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.
- D. This package is hermetically sealed with a metal lid.
- E. The leads are gold plated and can be solderdipped.
- F. Leads not shown for clarity purposes.
- G. Falls within JEDEC MO-113AA (REV D)



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com