



**ARM Cortex™ -M0**  
**32-BIT MICROCONTROLLER**

**NuMicro™ Family**  
**M052/M054 Data Sheet**

## TABLE OF CONTENTS

<b>1</b>	<b>GENERAL DESCRIPTION</b> .....	<b>6</b>
<b>2</b>	<b>FEATURES</b> .....	<b>7</b>
<b>3</b>	<b>BLOCK DIAGRAM</b> .....	<b>11</b>
<b>4</b>	<b>SELECTION TABLE</b> .....	<b>12</b>
<b>5</b>	<b>PIN CONFIGURATION</b> .....	<b>13</b>
5.1	QFN 33 pin .....	13
5.2	LQFP 48 pin .....	14
5.3	Pin Description.....	15
<b>6</b>	<b>FUNCTIONAL DESCRIPTION</b> .....	<b>18</b>
6.1	ARM® Cortex™-M0 Core .....	18
6.2	System Manager .....	20
6.2.1	Overview.....	20
6.2.2	System Reset.....	20
6.2.3	System Power Architecture .....	20
6.2.4	Whole System Memory Map .....	22
6.2.5	Whole System Memory Mapping Table.....	24
6.2.6	System Timer (SysTick).....	25
6.2.7	Nested Vectored Interrupt Controller (NVIC).....	26
6.3	Clock Controller .....	27
6.3.1	Overview.....	27
6.3.2	Clock Generator Block Diagram .....	27
6.3.3	System Clock and SysTick Clock .....	30
6.3.4	AHB Clock Source Select .....	31
6.3.5	Peripherals Clock Source Select .....	32
6.3.6	Power Down Mode Clock.....	33
6.3.7	Frequency Divider Output.....	34
6.4	General Purpose I/O .....	35
6.4.1	Overview.....	35
6.5	I <sup>2</sup> C Serial Interface Controller (Master/Slave).....	37
6.5.1	Overview.....	37
6.5.2	Features.....	37
6.6	PWM Generator and Capture Timer.....	39
6.6.1	Overview.....	39
6.6.2	Features.....	40
6.7	Serial Peripheral Interface (SPI) Controller .....	41
6.7.1	Overview.....	41
6.7.2	Features.....	41
6.8	Timer Controller .....	42



6.8.1	Overview	42
6.8.2	Features	42
6.9	Watchdog Timer (WDT)	43
6.9.1	Overview	43
6.9.2	Features	46
6.10	UART Interface Controller	47
6.10.1	Overview	47
6.10.2	Features	50
6.11	Analog-to-Digital Converter (ADC)	51
6.11.1	Overview	51
6.11.2	Features	51
6.12	External Bus Interface (EBI)	53
6.12.1	Overview	53
6.12.2	Features	53
6.13	Flash Memory Controller (FMC)	54
6.13.1	Overview	54
6.13.2	Features	54
<b>7</b>	<b>TYPICAL APPLICATION CIRCUIT</b>	<b>55</b>
<b>8</b>	<b>ELECTRICAL CHARACTERISTICS</b>	<b>56</b>
8.1	Absolute Maximum Ratings	56
8.2	DC Electrical Characteristics	57
8.3	AC Electrical Characteristics	60
8.3.1	External 4~24 MHz High Speed Crystal	60
8.3.2	External 4~24 MHz High Speed Oscillator	60
8.3.3	Typical Crystal Application Circuits	61
8.3.4	Internal 22.1184 MHz High Speed Oscillator	62
8.3.5	Internal 10 kHz Low Speed Oscillator	62
8.4	Analog Characteristics	63
8.4.1	Specification of 600 kHz sps 12-bit SARADC	63
8.4.2	Specification of LDO and Power management	64
8.4.3	Specification of Low Voltage Reset	65
8.4.4	Specification of Brownout Detector	65
8.4.5	Specification of Power-On Reset (5V)	65
8.5	SPI Dynamic characteristics	66
<b>9</b>	<b>PACKAGE DIMENSIONS</b>	<b>68</b>
9.1	LQFP-48 (7x7x1.4mm <sup>2</sup> Footprint 2.0mm)	68
9.2	QFN-33 (5X5 mm <sup>2</sup> , Thickness 0.8mm, Pitch 0.5 mm)	69
<b>10</b>	<b>REVISION HISTORY</b>	<b>70</b>

## LIST OF FIGURES

Figure 3-1 NuMicro™ M051 Series Block Diagram .....	11
Figure 4-1 NuMicro M051™ Naming Rule .....	12
Figure 5-1 NuMicro™ M051 Series QFN33 Pin Diagram .....	13
Figure 5-2 NuMicro™ M051 Series LQFP-48 Pin Diagram .....	14
Figure 6-1 Functional Block Diagram .....	18
Figure 6-2 NuMicro M051™ Series Power Architecture Diagram .....	21
Figure 6-3 Whole Chip Clock generator block diagram .....	28
Figure 6-4 Clock generator block diagram .....	29
Figure 6-5 System Clock Block Diagram .....	30
Figure 6-6 SysTick clock Control Block Diagram .....	30
Figure 6-7 AHB Clock Source for HCLK .....	31
Figure 6-8 Peripherals Clock Source Select for PCLK .....	32
Figure 6-9 Clock Source of Frequency Divider .....	34
Figure 6-10 Block Diagram of Frequency Divider .....	34
Figure 6-11 Push-Pull Output .....	35
Figure 6-12 Open-Drain Output .....	36
Figure 6-13 Quasi-bidirectional I/O Mode .....	36
Figure 6-14 I <sup>2</sup> C Bus Timing .....	37
Figure 6-15 Timing of Interrupt and Reset Signal .....	45
Figure 8-1 Typical Crystal Application Circuit .....	61
Figure 8-2 SPI Master timing .....	67
Figure 8-3 SPI Slave timing .....	67

## LIST OF TABLES

Table 4–1 NuMicro™ M051 Series Product Selection Guide.....	12
Table 5-1 NuMicro™ M051 Series Pin Description .....	17
Table 6-1 Address Space Assignments for On-Chip Modules .....	23
Table 6-2 Watchdog Timeout Interval Selection .....	44
Table 6-3 UART Baud Rate Equation .....	47
Table 6-4 UART Baud Rate Setting Table .....	48

## 1 GENERAL DESCRIPTION

The NuMicro M051™ series is a 32-bit microcontroller with embedded ARM® Cortex™-M0 core for industrial control and applications which need rich communication interfaces. The Cortex™-M0 is the newest ARM embedded processor with 32-bit performance and at a cost equivalent to traditional 8-bit microcontroller. The NuMicro M051™ series includes M052, M054, M058 and M0516 families.

The M052/M054 can run up to 50 MHz. Thus it can afford to support a variety of industrial control and applications which need high CPU performance. The M052/M054 has 8K/16K-byte embedded flash, 4K-byte data flash, 4K-byte flash for the ISP, and 4K-byte embedded SRAM.

Many system level peripheral functions, such as I/O Port, EBI (External Bus Interface), Timer, UART, SPI, I2C, PWM, ADC, Watchdog Timer and Brownout Detector, have been incorporated into the M052/M054 in order to reduce component count, board space and system cost. These useful functions make the M052/M054 powerful for a wide range of applications.

Additionally, the M052/M054 is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

## 2 FEATURES

- Core
  - ARM® Cortex™ -M0 core runs up to 50 MHz.
  - One 24-bit system timer.
  - Supports low power sleep mode.
  - A single-cycle 32-bit hardware multiplier.
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
  - Supports Serial Wire Debug (SWD) interface and 2 watchpoints/4 breakpoints.
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
  - 8KB/16KB Flash memory for program memory (APROM)
  - 4KB Flash memory for data memory (DataFlash)
  - 4KB Flash memory for loader (LDRROM)
  - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
  - Programmable system clock source
  - External 4~24 MHz high speed crystal input
  - Internal 22.1184 MHz high speed oscillator (trimmed to 1% accuracy)
  - Internal 10 kHz low speed oscillator for Watchdog Timer
  - PLL allows CPU operation up to the maximum 50MHz
- I/O Port
  - Up to 40 general-purpose I/O (GPIO) pins for LQFP-48 package
  - Four I/O modes:
    - ◆ Quasi bi-direction

- ◆ Push-Pull output
- ◆ Open-Drain output
- ◆ Input only with high impedance
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- Supports high driver and high sink IO mode
- Timer
  - Provides four channel 32-bit timers, one 8-bit pre-scale counter with 24-bit up-timer for each timer.
  - Independent clock source for each timer.
  - 24-bit timer value is readable through TDR (Timer Data Register)
  - Provides one-shot, periodic and toggle operation modes.
- Watchdog Timer
  - Multiple clock sources
  - Supports wake-up from power down or idle mode
  - Interrupt or reset selectable on watchdog time-out
- PWM
  - Built-in up to four 16-bit PWM generators; providing eight PWM outputs or four complementary paired PWM outputs
  - Individual clock source, clock divider, 8-bit pre-scalar and dead-zone generator for each PWM generator
  - PWM interrupt synchronized to PWM period
  - 16-bit digital Capture timers (shared with PWM timers) with rising/falling capture inputs
  - Supports capture interrupt
- UART
  - Up to two sets of UART device



- Programmable baud-rate generator
- Buffered receiver and transmitter, each with 15 bytes FIFO
- Optional flow control function (CTS and RTS)
- Supports IrDA(SIR) function
- Supports RS485 function
- SPI
  - Up to two sets of SPI device.
  - Supports master/slave mode
  - Master mode clock rate up to 20 MHz, and slave mode clock rate up to 10 MHz
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - Rx latching data can be either at rising edge or at falling edge of serial clock
  - Tx sending data can be either at rising edge or at falling edge of serial clock
  - Supports Byte suspend mode in 32-bit transmission
- I<sup>2</sup>C
  - Supports master/slave mode
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master).
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
  - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
  - Programmable clocks allow versatile rate control.

- Supports multiple address recognition (four slave address with mask option)
- ADC
  - 12-bit SAR ADC with 600k SPS
  - Up to 8-ch single-ended input or 4-ch differential input
  - Supports single mode/burst mode/single-cycle scan mode/continuous scan mode
  - Each channel with an individual result register
  - Supports conversion value monitoring (or comparison) for threshold voltage detection
  - Conversion can be started either by software trigger or external pin trigger
- EBI (External Bus Interface) for external memory-mapped device access
  - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
  - Supports 8-bit/16-bit data width
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- Brownout Detector
  - With 4 levels: 4.5V/3.8V/2.7V/2.2V
  - Supports brownout interrupt and reset option
- LVR (Low Voltage Reset)
  - Threshold voltage levels: 2.0V
- Operating Temperature: -40°C~85°C
- Packages:
  - Green package (RoHS)
  - 48-pin LQFP, 33-pin QFN

## 3 BLOCK DIAGRAM




Figure 3-1 NuMicro™ M051 Series Block Diagram

## 4 SELECTION TABLE

NuMicro M051™ Series Selection Guide

Part No.	APROM	RAM	Data Flash	LDROM	I/O	Timer	Connectivity			PWM	ADC	EBI	ISP ICP	Package
							UART	SPI	I2C					
M052LAN	8KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	8	8x12-bit	v	v	LQFP48
M052ZAN	8KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	5	5x12-bit		v	QFN 33
M054LAN	16KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	8	8x12-bit	v	v	LQFP48
M054ZAN	16KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	5	5x12-bit		v	QFN 33

Table 4–1 NuMicro™ M051 Series Product Selection Guide




Figure 4–1 NuMicro M051™ Naming Rule

## 5 PIN CONFIGURATION

### 5.1 QFN 33 pin




Figure 5-1 NuMicro™ M051 Series QFN33 Pin Diagram

## 5.2 LQFP 48 pin




Figure 5-2 NuMicro™ M051 Series LQFP-48 Pin Diagram

## 5.3 Pin Description

Pin number		Symbol	Alternate Function		Type <sup>[1]</sup>	Description
QFN33	LQFP48		1	2		
11	16	XTAL1			I (ST)	<b>CRYSTAL1:</b> This is the input pin to the internal inverting amplifier. The system clock is from external crystal or resonator when FOSC[1:0] (CONFIG3[1:0]) are both logic 1 by default.
10	15	XTAL2			O	<b>CRYSTAL2:</b> This is the output pin from the internal inverting amplifier. It emits the inverted signal of XTAL1.
27	41	VDD			P	<b>POWER SUPPLY:</b> Supply voltage <b>Digital</b> V <sub>DD</sub> for operation.
12	17	VSS			P	<b>GROUND:</b> Digital Ground potential.
33						
28	42	AVDD			P	<b>POWER SUPPLY:</b> Supply voltage <b>Analog</b> AV <sub>DD</sub> for operation.
4	6	AVSS			P	<b>GROUND:</b> Analog Ground potential.
13	18	LDO_C AP			P	<b>LDO:</b> LDO output pin <b>Note:</b> It needs to be connected with a 10uF capacitor.
2	4	/RST			I (ST)	<b>RESET:</b> /RST pin is a Schmitt trigger input pin for hardware device reset. A "Low" on this pin for 768 clock counter of Internal 22.1184 MHz high speed oscillator while the system clock is running will reset the device. /RST pin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.
26	40	P0.0	CTS1	AD0	D, I/O	<b>PORT0:</b> Port 0 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for CTS1, RTS1, CTS0, RTS0, SPISS1, MOSI_1, MISO_1, and SPICLK1. P0 has an alternative function as AD[7:0] while external memory interface (EBI) is enabled. These pins which are SPISS1, MOSI_1, MISO_1, and SPICLK1 for the SPI function used. CTS0/1: Clear to Send input pin for UART0/1
25	39	P0.1	RTS1	AD1	D, I/O	
NC	38	P0.2	CTS0	AD2	D, I/O	
NC	37	P0.3	RTS0	AD3	D, I/O	
24	35	P0.4	SPISS1	AD4	D, I/O	



Pin number		Symbol	Alternate Function		Type <sup>(1)</sup>	Description
QFN33	LQFP48		1	2		
23	34	P0.5	MOSI_1	AD5	D, I/O	RTS0/1: Request to Send output pin for UART0/1
22	33	P0.6	MISO_1	AD6	D, I/O	
21	32	P0.7	SPICLK1	AD7	D, I/O	
29	43	P1.0	T2	AIN0	I/O	<p><b>PORT1:</b> Port 1 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for T2, T3, RXD1, TXD1, SPISS0, MOSI_0, MISO_0, and SPICLK0.</p> <p>T2: Timer2 external input T3: Timer3 external input</p> <p>These pins which are SPISS0, MOSI_0, MISO_0, and SPICLK0 for the SPI function used.</p> <p>These pins which are AIN0~AIN7 for the 12 bits ADC function used.</p> <p>The RXD1/TXD1 pins are for UART1 function used.</p>
NC	44	P1.1	T3	AIN1	I/O	
30	45	P1.2	RXD1	AIN2	I/O	
31	46	P1.3	TXD1	AIN3	I/O	
32	47	P1.4	SPISS0	AIN4	I/O	
1	1	P1.5	MOSI_0	AIN5	I/O	
NC	2	P1.6	MISO_0	AIN6	I/O	
NC	3	P1.7	SPICLK0	AIN7	I/O	
NC	19	P2.0	PWM0	AD8	D, I/O	<p><b>PORT2:</b> Port 2 is an 8-bit four mode output pin and two mode input. It has an alternative function</p> <p>P2 has an alternative function as AD[15:8] while external memory interface (EBI) is enabled.</p> <p>These pins which are PWM0~PWM7 for the PWM function.</p>
NC	20	P2.1	PWM1	AD9	D, I/O	
14	21	P2.2	PWM2	AD10	D, I/O	
15	22	P2.3	PWM3	AD11	D, I/O	
16	23	P2.4	PWM4	AD12	D, I/O	
17	25	P2.5	PWM5	AD13	D, I/O	
18	26	P2.6	PWM6	AD14	D, I/O	
NC	27	P2.7	PWM7	AD15	D, I/O	
3	5	P3.0	RXD		I/O	<p><b>PORT3:</b> Port 3 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for RXD, TXD, INT0 ,</p>
5	7	P3.1	TXD		I/O	





Pin number		Symbol	Alternate Function		Type <sup>[1]</sup>	Description
QFN33	LQFP48		1	2		
6	8	P3.2	$\overline{\text{INT0}}$	STADC	I/O	$\overline{\text{INT1}}$ , T0, T1, $\overline{\text{WR}}$ , and $\overline{\text{RD}}$ . T0: Timer0 external input
NC	9	P3.3	$\overline{\text{INT1}}$	MCLK	I/O	T1: Timer1 external input
7	10	P3.4	T0	SDA	I/O	The RXD/TXD pins are for UART0 function used. The SDA/SCL pins are for I <sup>2</sup> C function used.
8	11	P3.5	T1	SCL	I/O	MCLK: EBI clock output pin. CKO: HCLK clock output
9	13	P3.6	$\overline{\text{WR}}$	CKO	I/O	The STADC pin is for ADC external trigger input.
NC	14	P3.7	$\overline{\text{RD}}$		I/O	
NC	24	P4.0	PWM0		I/O	<b>PORT4:</b> Port 4 is an 8-bit four mode output pin and two mode input. Its multifunction pins are for /CS, ALE, ICE_CLK and ICE_DAT. /CS for EBI (External Bus Interface) used. ALE (Address Latch Enable) is used to enable the address latch that separates the address from the data on Port 0 and Port 2. The ICE_CLK/ICE_DAT pins are for JTAG-ICE function used. PWM0-3 can be used from P4.0-P4.3 when EBI is active.
NC	36	P4.1	PWM1		I/O	
NC	48	P4.2	PWM2		I/O	
NC	12	P4.3	PWM3		I/O	
NC	28	P4.4	/CS		I/O	
NC	29	P4.5	ALE		I/O	
19	30	P4.6	ICE_CLK		I/O	
20	31	P4.7	ICE_DAT		I/O	

Table 5-1 NuMicro™ M051 Series Pin Description

**[1]** I/O type description. I: input, O: output, I/O: quasi bi-direction, D: open-drain, P: power pins, ST: Schmitt trigger.

## 6 FUNCTIONAL DESCRIPTION

### 6.1 ARM® Cortex™-M0 Core

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processor. The profile supports two modes -Thread and Handler modes. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return.




Figure 6-1 Functional Block Diagram

The implemented device provides:

#### A low gate count processor the features:

- The ARMv6-M Thumb® instruction set.
- Thumb-2 technology.
- ARMv6-M compliant 24-bit SysTick timer.
- A 32-bit hardware multiplier.
- The system interface supports little-endian data accesses.
- The ability to have deterministic, fixed-latency, interrupt handling.

- Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling.
- C Application Binary Interface compliant exception model.  
This is the ARMv6-M, C Application Binary Interface(C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers.
- Low power sleep mode entry using Wait For Interrupt (WFI), Wait For Event(WFE) instructions, or the return from interrupt sleep-on-exit feature.

#### **NVIC features:**

- 32 external interrupt inputs, each with four levels of priority.
- Dedicated non-Maskable Interrupt (NMI) input.
- Support for both level-sensitive and pulse-sensitive interrupt lines
- Wake-up Interrupt Controller (WIC), supports ultra-low power sleep mode.

#### **Debug support:**

- Four hardware breakpoints.
- Two watchpoints.
- Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
- Single step and vector catch capabilities.

#### **Bus interfaces:**

- Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
- Single 32-bit slave port that supports the DAP (Debug Access Port).

## 6.2 System Manager

### 6.2.1 Overview

The following functions are included in system manager section

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip module reset , multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

### 6.2.2 System Reset

The system reset includes one of the list below event occurs. For these reset event flags can be read by RSTRC register.

- The Power-On Reset (POR)
- The low level on the /RESET pin
- Watchdog Time Out Reset (WDT)
- Low Voltage Reset (LVR)
- Brown-Out-Detected Reset (BOD)
- CPU Reset
- System Reset

### 6.2.3 System Power Architecture

In this device, the power architecture is divided into three segments.

- Analog power from AVDD and AVSS provides the power for analog module operation.
- Digital power from VDD and VSS supplies the power to the internal regulator which provides a fixed 2.5V power for digital operation and I/O pins.

The outputs of internal voltage regulator, which is LDO, require an external capacitor which should be located close to the corresponding pin. The Figure 6-2 shows the power architecture of this device.




Figure 6-2 NuMicro M051™ Series Power Architecture Diagram

## 6.2.4 Whole System Memory Map


NuMicro M051™ series provides a 4G-byte address space. The memory locations assigned to each on-chip modules are shown in Table 6-1. The detailed register memory addressing and programming will be described in the following sections for individual on-chip peripherals. NuMicro M051™ series only supports little-endian data format.

Address Space	Token	Modules
<b>Flash and SRAM Memory Space</b>		
0x0000_0000 – 0x0000_FFFF	FLASH_BA	FLASH Memory Space (64KB)
0x2000_0000 – 0x2000_0FFF	SRAM_BA	SRAM Memory Space (4KB)
<b>AHB Modules Space (0x5000_0000 – 0x501F_FFFF)</b>		
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO (P0~P4) Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_3FFF	EBI_CTL_BA	EBI Control Registers (128KB)
<b>EBI Space (0x6000_0000 ~ 0x6001_FFFF)</b>		
0x6000_0000 – 0x6001_FFFF	EBI_BA	EBI Space
<b>APB Modules Space (0x4000_0000 ~ 0x400F_FFFF)</b>		
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watch-Dog Timer Control Registers
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C_BA	I <sup>2</sup> C Interface Control Registers
0x4003_0000 – 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 – 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 – 0x4005_3FFF	UART0_BA	UART0 Control Registers

0x400E_0000 – 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers
0x4015_0000 – 0x4015_3FFF	UART1_BA	UART1 Control Registers
<b>System Control Space (0xE000_E000 ~ 0xE000_EFFF)</b>		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers

Table 6-1 Address Space Assignments for On-Chip Modules

## 6.2.5 Whole System Memory Mapping Table





### 6.2.6 System Timer (SysTick)

The Cortex-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST\_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST\_RVR) on the next clock edge, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST\_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST\_RVR value rather than an arbitrary value when it is enabled.

If the SYST\_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

### 6.2.7 Nested Vectored Interrupt Controller (NVIC)

Cortex-M0 provides an interrupt controller as an integral part of the exception mode, named as “Nested Vectored Interrupt Controller (NVIC)”. It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority changing
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in “Handler Mode”. This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one’s priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupts is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers “PC, PSR, LR, R0~R3, R12” to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports “Tail Chaining” which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports “Late Arrival” which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents “ARM® Cortex™-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

## 6.3 Clock Controller

### 6.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip will not enter power down mode until CPU sets the power down enable bit (PWR\_DOWN\_EN) and Cortex-M0 core executes the WFI instruction. After that, chip enters power down mode and wait for wake-up interrupt source triggered to leave power down mode. In the power down mode, the clock controller turns off the external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator to reduce the overall system power consumption.

### 6.3.2 Clock Generator Block Diagram

The clock generator consists of 4 sources which list below:

- One external 4~24 MHz high speed crystal
- One internal 22.1184 MHz high speed oscillator
- One programmable PLL FOUT(PLL source consists of external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator)
- One internal 10 kHz low speed oscillator




Figure 6-3 Whole Chip Clock generator block diagram




Figure 6-4 Clock generator block diagram

### 6.3.3 System Clock and SysTick Clock

The system clock has 4 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK\_S(CLKSEL0[2:0]). The block diagram is shown in the Figure 6-5.




Figure 6-5 System Clock Block Diagram

The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock (SYST\_CSR[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLK\_S (CLKSEL0[5:3]). The block diagram is shown in the Figure 6-6.




Figure 6-6 SysTick clock Control Block Diagram

### 6.3.4 AHB Clock Source Select




Figure 6-7 AHB Clock Source for HCLK

## 6.3.5 Peripherals Clock Source Select

The peripherals clock had different clock source switch setting which depends on the different peripheral. Please refer the CLKSEL1 and APBCLK register description in chapter 6.3.9.




Figure 6-8 Peripherals Clock Source Select for PCLK



## 6.3.6 Power Down Mode Clock

When chip enter into power down mode, most of clock sources, peripheral clocks and system clock will be disabled. Some of clock sources and peripherals clock are still active in power down mode.

For theses clocks which still keep active list below:

Clock Generator

- Internal 10 kHz low speed oscillator clock

Peripherals Clock (When these IP adopt internal 10 kHz low speed oscillator as clock source)

## 6.3.7 Frequency Divider Output

This device is equipped a power-of-2 frequency divider which is composed by 16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to P3.6. Therefore there are 16 options of power-of-2 divided clocks with the frequency from  $F_{in}/2^1$  to  $F_{in}/2^{17}$  where  $F_{in}$  is input clock frequency to the clock divider.

The output formula is  $F_{out} = F_{in}/2^{(N+1)}$ , where  $F_{in}$  is the input clock frequency,  $F_{out}$  is the clock divider output frequency and N is the 4-bit value in `FREQDIV.FSEL[3:0]`.

When write 1 to `DIVIDER_EN` (`FRQDIV[4]`), the chained counter starts to count. When write 0 to `DIVIDER_EN` (`FRQDIV[4]`), the chained counter continuously runs till divided clock reaches low state and stay in low state.




Figure 6-9 Clock Source of Frequency Divider




Figure 6-10 Block Diagram of Frequency Divider

## 6.4 General Purpose I/O

### 6.4.1 Overview

There are 40 General Purpose I/O pins shared with special feature functions in this MCU. The 40 pins are arranged in 5 ports named with P0, P1, P2, P3 and P4. Each port equips maximum 8 pins. Each one of the 40 pins is independent and has the corresponding register bits to control the pin mode function and data

The I/O type of each of I/O pins can be software configured individually as input, output, open-drain or quasi-bidirectional mode. After reset, the all pins of I/O type stay in quasi-bidirectional mode and port data register Px\_DOUT[7:0] resets to 0x000\_00FF. Each I/O pin equips a very weakly individual pull-up resistor which is about 110KΩ~300KΩ for V<sub>DD</sub> is from 5.0V to 2.5V.

#### 6.4.1.1 Input Mode Explanation

Set Px\_PMD(PMDn[1:0]) to 00b the Px[n] pin is in Input mode and the I/O pin is in tri-state(high impedance) without output drive capability. The Px\_PIN value reflects the status of the corresponding port pins.

#### 6.4.1.2 Output Mode Explanation

Set Px\_PMD(PMDn[1:0]) to 01b the Px[n] pin is in Output mode and the I/O pin supports digital output function with source/sink current capability. The bit value in the corresponding bit [n] of Px\_DOUT is driven on the pin.




Figure 6-11 Push-Pull Output

### 6.4.1.3 Open-Drain Mode Explanation

Set Px\_PMD(PMDn[1:0]) to 10b the Px[n] pin is in Open-Drain mode and the I/O pin supports digital output function but only with sink current capability, an additional pull-up resistor is needed for driving high state. If the bit value in the corresponding bit [n] of Px\_DOUT is “0”, the pin drive a “low” output on the pin. If the bit value in the corresponding bit [n] of Px\_DOUT is “1”, the pin output drives high that is controlled by the internal pull-up resistor or the external pull high resistor.




Figure 6-12 Open-Drain Output

### 6.4.1.4 Quasi-bidirectional Mode Explanation

Set Px\_PMD(PMDn[1:0]) to 11b the Px[n] pin is in Quasi-bidirectional mode and the I/O pin supports digital output and input function at the same time but the source current is only up to hundreds uA. Before the digital input function is performed the corresponding bit in Px\_DOUT must be set to 1. The quasi-bidirectional output is common on the 80C51 and most of its derivatives. If the bit value in the corresponding bit [n] of Px\_DOUT is “0”, the pin drive a “low” output on the pin. If the bit value in the corresponding bit [n] of Px\_DOUT is “1”, the pin will check the pin value. If pin value is high, no action takes. If pin state is low, then pin will drive strong high with 2 clock cycles on the pin and then disable the strong output drive and then the pin status is control by internal pull-up resistor. Note that the source current capability in quasi-bidirectional mode is only about 200uA to 30uA for VDD is form 5.0V to 2.5V




Figure 6-13 Quasi-bidirectional I/O Mode

## 6.5 I<sup>2</sup>C Serial Interface Controller (Master/Slave)

### 6.5.1 Overview

I<sup>2</sup>C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The I<sup>2</sup>C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the Figure 6-14 for more detail I<sup>2</sup>C BUS Timing.




Figure 6-14 I<sup>2</sup>C Bus Timing

The device's on-chip I<sup>2</sup>C provides the serial interface that meets the I<sup>2</sup>C bus standard mode specification. The I<sup>2</sup>C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I<sup>2</sup>C H/W interfaces to the I<sup>2</sup>C bus via two pins: SDA (serial data line) and SCL (serial clock line). Pull up resistor is needed on pin SDA and SCL for I<sup>2</sup>C operation as these are open drain pins. When the I/O pins are used as I<sup>2</sup>C port, user must set the pins function to I<sup>2</sup>C in advance.

### 6.5.2 Features

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Support Master and Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus

- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Built-in a 14-bit time-out counter will request the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows.
- External pull-up are needed for high output
- Programmable clocks allow versatile rate control
- Supports 7-bit addressing mode
- I<sup>2</sup>C-bus controllers support multiple address recognition ( Four slave address with mask option)

## 6.6 PWM Generator and Capture Timer

### 6.6.1 Overview

NuMicro M051™ series has 2 sets of PWM group supports 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators.

Each PWM Generator has one 8-bit prescaler, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The 4 sets of PWM Generators provide eight independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When PCR.DZEN01 is set, PWM0 and PWM1 perform complementary PWM paired function; the paired PWM period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Similarly, the complementary PWM pairs of (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) are controlled by PWM2, PWM4 and PWM6 timers and Dead-zone generator 2, 4 and 6, respectively. Refer to figures bellowed for the architecture of PWM Timers.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with PWM Counter Register (CNRx) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM 0; and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL\_IE0[1] (Rising latch Interrupt enable) and

CCR0.CFL\_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL\_IE1[17] and CCR0.CFL\_IE1[18]. And capture channel 0 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR0 and CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIR to get interrupt source and Read CRLRx/CFLRx(x=0 and 3) to get capture value and finally write 1 to clear PIIR. If interrupt latency will take time  $T_0$  to finish, the capture signal mustn't transition during this interval ( $T_0$ ). In this case, the maximum capture frequency will be  $1/T_0$ . For example:

HCLK = 50 MHz, PWM\_CLK = 25 MHz, Interrupt latency is 900 ns

So the maximum capture frequency will is  $1/900\text{ns} \approx 1000$  kHz

## 6.6.2 Features

### 6.6.2.1 PWM function features:

PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs.

- Up to 16 bits resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Up to 2 PWM group (PWMA/PWMB) to support 8 PWM channels

### 6.6.2.2 Capture Function Features:

- Timing control logic shared with PWM Generators
- 8 capture input channels shared with 8 PWM output channels
- Each channel supports one rising latch register (CRLR), one falling latch register (CFLR) and Capture interrupt flag (CAPIFx)



## 6.7 Serial Peripheral Interface (SPI) Controller

### 6.7.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction interface. NuMicro M051™ series contains up to two sets of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be set as a master; it also can be configured as a slave device controlled by an off-chip master device.

### 6.7.2 Features

- Up to two sets of SPI controller
- Support master or slave mode operation
- Configurable bit length up to 32 bits of a transfer word and configurable word numbers up to 2 of a transaction, so the maximum bit length is 64 bits for each data transfer
- Provide burst mode operation, transmit/receive can be transferred up to two times word transaction in one transfer
- Support MSB or LSB first transfer
- Byte or word Suspend Mode
- Variable output serial clock frequency in master mode
- Support two programmable serial clock frequencies in master mode

## 6.8 Timer Controller

### 6.8.1 Overview

The timer controller includes four 32-bit timers, TIMER0~TIMER3, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, interval measurement, clock generation, delay timing, and so on. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation.

### 6.8.2 Features

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer.
- 24-bit timer value is readable through TDR (Timer Data Register)
- Provides one-shot, periodic, toggle and continuous counting operation modes.
- Time out period = (Period of timer clock input) \* (8-bit pre-scale counter + 1) \* (24-bit TCMP)
- Maximum counting cycle time =  $(1 / T \text{ MHz}) * (2^8) * (2^{24})$ , T is the period of timer clock

## 6.9 Watchdog Timer (WDT)

### 6.9.1 Overview

The purpose of Watchdog Timer is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports another function to wakeup chip from power down mode. The watchdog timer includes an 18-bit free running counter with programmable time-out intervals. Table 6-2 show the watchdog timeout interval selection and Figure 6.9-1 shows the timing of watchdog interrupt signal and reset signal.

Setting WTE (WDTCR [7]) enables the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the watchdog timer interrupt enable bit WTIE is set, in the meanwhile, a specified delay time ( $1024 * T_{WDT}$ ) follows the time-out event. User must set WTR (WDTCR [0]) (Watchdog timer reset) high to reset the 18-bit WDT counter to avoid chip from Watchdog timer reset before the delay time expires. WTR bit is cleared automatically by hardware after WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WDTCR [10:8]). If the WDT counter has not been cleared after the specific delay time expires, the watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset chip. This reset will last 63 WDT clocks ( $T_{RST}$ ) then chip restarts executing program from reset vector (0x0000 0000). WTRF will not be cleared by Watchdog reset. User may poll WTRF by software to recognize the reset source. WDT also provides wakeup function. When chip is powered down and the Watchdog Timer Wake-up Function Enable bit (WDTR[4]) is set, if the WDT counter reaches the specific time interval defined by WTIS (WDTCR [10:8]), the chip is waken up from power down state. First example, if WTIS is set as 000, the specific time interval for chip to wake up from power down state is  $2^4 * T_{WDT}$ . When power down command is set by software, then, chip enters power down state. After  $2^4 * T_{WDT}$  time is elapsed, chip is waken up from power down state. Second example, if WTIS (WDTCR [10:8]) is set as 111, the specific time interval for chip to wake up from power down state is  $2^{18} * T_{WDT}$ . If power down command is set by software, then, chip enters power down state. After  $2^{18} * T_{WDT}$  time is elapsed, chip is waken up from power down state. Notice if WTRE (WDTCR [1]) is set to 1, after chip is waken up, software should chip the Watchdog Timer counter by setting WTR(WDTCR [0]) to 1 as soon as possible. Otherwise, if the Watchdog Timer counter is not cleared by setting WTR (WDTCR [0]) to 1 before time starting from waking up to software clearing Watchdog Timer counter is over  $1024 * T_{WDT}$ , the chip is reset by Watchdog Timer.

WTIS	Timeout Interval Selection $T_{TIS}$	Interrupt Period $T_{INT}$	WTR Timeout Interval (WDT_CLK=10 kHz) MIN. $T_{WTR}$ ~ MAX. $T_{WTR}$
000	$2^4 * T_{WDT}$	$1024 * T_{WDT}$	1.6 ms ~ 104 ms
001	$2^6 * T_{WDT}$	$1024 * T_{WDT}$	6.4 ms ~ 108.8 ms
010	$2^8 * T_{WDT}$	$1024 * T_{WDT}$	25.6 ms ~ 128 ms
011	$2^{10} * T_{WDT}$	$1024 * T_{WDT}$	102.4 ms ~ 204.8 ms
100	$2^{12} * T_{WDT}$	$1024 * T_{WDT}$	409.6 ms ~ 512 ms

101	$2^{14} * T_{WDT}$	$1024 * T_{WDT}$	1.6384 s ~ 1.7408 s
110	$2^{16} * T_{WDT}$	$1024 * T_{WDT}$	6.5536 s ~ 6.656 s
111	$2^{18} * T_{WDT}$	$1024 * T_{WDT}$	26.2144 s ~ 26.3168 s

Table 6-2 Watchdog Timeout Interval Selection




Figure 6-15 Timing of Interrupt and Reset Signal

## 6.9.2 Features

- 18-bit free running counter to avoid chip from Watchdog timer reset before the delay time expires.
- Selectable time-out interval ( $2^4 \sim 2^{18}$ ) and the time out interval is 104 ms ~ 26.3168 s (if WDT\_CLK = 10 kHz).
- Reset period =  $(1 / 10 \text{ kHz}) * 63$ , if WDT\_CLK = 10 kHz.

## 6.10 UART Interface Controller

NuMicro M051™ series provides up to two channels of Universal Asynchronous Receiver/Transmitters (UART). UART0~1 performs Normal Speed UART, and support flow control function.

### 6.10.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, and RS-485 mode functions. Each UART channel supports five types of interrupts including transmitter FIFO empty interrupt (INT\_THRE), receiver threshold level reaching interrupt (INT\_RDA), line status interrupt (parity error or framing error or break interrupt) (INT\_RLS), receiver buffer time out interrupt (INT\_TOUT), and MODEM/Wakeup status interrupt (INT\_MODEM). Interrupt number 12 (vector number is 28) supports UART0 interrupt. Interrupt number 13 (vector number is 29) supports UART1 interrupt. Refer to Nested Vectored Interrupt Controller chapter for System Interrupt Map.

The UART0~1 are equipped 15-bytes transmitter FIFO (TX\_FIFO) and 15-bytes receiver FIFO (RX\_FIFO). The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 3 error conditions (parity error, framing error, and break interrupt) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is  $\text{Baud Rate} = \text{UART\_CLK} / M * [\text{BRD} + 2]$ , where M and BRD are defined in Baud Rate Divider Register (UA\_BAUD). The Table 6-3 and Table 6-4 list the equations in the various conditions and the UART baud rate setting table.

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	Baud rate equation
0	0	0	B	A	$\text{UART\_CLK} / [16 * (A+2)]$
1	1	0	B	A	$\text{UART\_CLK} / [(B+1) * (A+2)]$ , B must $\geq 8$
2	1	1	Don't care	A	$\text{UART\_CLK} / (A+2)$ , A must $\geq 3$

Table 6-3 UART Baud Rate Equation

System clock = internal 22.1184 MHz high speed oscillator			
Baud rate	Mode0	Mode1	Mode2
921600	x	A=0,B=11	A=22
460800	A=1	A=1,B=15 A=2,B=11	A=46
230400	A=4	A=4,B=15 A=6,B=11	A=94
115200	A=10	A=10,B=15 A=14,B=11	A=190
57600	A=22	A=22,B=15 A=30,B=11	A=382
38400	A=34	A=62,B=8 A=46,B=11 A=34,B=15	A=574
19200	A=70	A=126,B=8 A=94,B=11 A=70,B=15	A=1150
9600	A=142	A=254,B=8 A=190,B=11 A=142,B=15	A=2302
4800	A=286	A=510,B=8 A=382,B=11 A=286,B=15	A=4606

Table 6-4 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS\_TRI\_LEV (UA\_FCR [19:16]), the /RTS is de-asserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If a valid asserted /CTS is not detected the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set IrDA\_EN (UA\_FUN\_SEL[1:0]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.



Another alternate function of UART controllers is RS-485 9 bit mode function, and direction control provided by RTS pin or can program GPIO (P0.3 for RTS0 and P0.1 for RTS 1) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

### 6.10.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 15 bytes (UART0/UART1) entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake up function (UART0 and UART1 support)
- Support 7 bit receiver buffer time out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA\_TOR [DLY] register
- Support break error, frame error, and parity error detect function
- Fully programmable serial-interface characteristics
- Programmable number of data bit, 5, 6, 7, 8 bit character
- Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
- Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
- Support for 3/16 bit duration for normal mode
- Support RS-485 function mode.
- Support RS-485 9bit mode
- Support hardware or software direct enable control provided by RTS pin

## 6.11 Analog-to-Digital Converter (ADC)

### 6.11.1 Overview

NuMicro M051™ series contain one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports four operation modes: single, burst, single-cycle scan and continuous scan mode. The A/D converters can be started by software and external STADC/P3.2 pin.

### 6.11.2 Features

- Analog input voltage range: 0~AVDD (Max to 5.0V).
- 12-bit resolution and 10-bit accuracy is guaranteed.
- Up to 8 single-end analog input channels or 4 differential analog input channels.
- Maximum ADC clock frequency is 16 MHz.
- Up to 600k SPS conversion rate.
- Four operating modes
  - Single mode: A/D conversion is performed one time on a specified channel.
  - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the lowest numbered channel to the highest numbered channel.
  - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion.
  - Burst mode: A/D conversion will sample and convert the specified single channel and sequentially store in FIFO.
- An A/D conversion can be started by
  - Software Write 1 to ADST bit
  - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators.
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting.

- Channel 7 supports 2 input sources: external analog voltage and internal bandgap voltage.
- Support Self-calibration to minimize conversion error.

## 6.12 External Bus Interface (EBI)

### 6.12.1 Overview

NuMicro M051™ series equips an external bus interface (EBI) for external device used.

To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.

### 6.12.2 Features

External Bus Interface has the following functions:

1. External devices with max. 64K-byte size (8 bit data width)/128K-byte (16 bit data width) supported
2. Variable external bus base clock (MCLK) supported
3. 8 bit or 16 bit data width supported
4. Variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD) supported
5. Address bus and data bus multiplex mode supported to save the address pins
6. Configurable idle cycle supported for different access condition: Write command finish (W2X), Read-to-Read (R2R)

## 6.13 Flash Memory Controller (FMC)


### 6.13.1 Overview

NuMicro M051™ series equips with 64K/32K/16K/8K bytes on chip embedded Flash for application program memory (APROM) that can be updated through ISP/IAP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip power on Cortex-M0 CPU fetches code from APROM or LDRROM decided by boot select (CBS) in Config0. By the way, NuMicro M051™ series also provide additional 4K bytes DATA Flash for user to store some application depended data before chip power off in 64/32/16/8K bytes APROM model.

### 6.13.2 Features

- Run up to 50 MHz with zero wait state for continuous address read access
- 64/32/16/8KB application program memory (APROM)
- 4KB in system programming (ISP) loader program memory (LDRROM)
- Fixed 4KB data flash with 512 bytes page erase unit
- In System Program (ISP)/In Application Program (IAP) to update on chip Flash
- In Circuit Program (ICP) via serial wire debug interface (SWD)

## 7 TYPICAL APPLICATION CIRCUIT



Reset Circuit

Crystal

ICE Interface

SPI

UART

I2C

File: M052_54 Application Circuit			
Size:	Document Number:	Application.dsn	Rev: 1.0
Date:	Thursday, August 19, 2010	Sheet:	1 of 1

## 8 ELECTRICAL CHARACTERISTICS

### 8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Oscillator Frequency	1/t <sub>CLCL</sub>	0	40	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into V <sub>DD</sub>		-	120	mA
Maximum Current out of V <sub>SS</sub>			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.



## 8.2 DC Electrical Characteristics

(V<sub>DD</sub>-V<sub>SS</sub>=2.5~5.5V, T<sub>A</sub> = 25°C, F<sub>OSC</sub> = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	V <sub>DD</sub>	2.5		5.5	V	V <sub>DD</sub> =2.5V ~ 5.5V up to 50 MHz
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO Output Voltage	V <sub>LDO</sub>	-10%	2.45	+10%	V	V <sub>DD</sub> > 2.7V
Band Gap Analog Input	V <sub>BG</sub>	-5%	1.26	+5%	V	V <sub>DD</sub> =2.5V ~ 5.5V
Analog Operating Voltage	AV <sub>DD</sub>	0		V <sub>DD</sub>	V	
Operating Current Normal Run Mode @ 50 MHz	I <sub>DD1</sub>		32		mA	V <sub>DD</sub> = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>DD2</sub>		24		mA	V <sub>DD</sub> =5.5V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	I <sub>DD3</sub>		31		mA	V <sub>DD</sub> = 3V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>DD4</sub>		23		mA	V <sub>DD</sub> = 3V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 12 MHz	I <sub>DD5</sub>		17		mA	V <sub>DD</sub> = 5.5V@ 12MHz, enable all IP and disable PLL, XTAL=12 MHz
	I <sub>DD6</sub>		14		mA	V <sub>DD</sub> = 5.5V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I <sub>DD7</sub>		16		mA	V <sub>DD</sub> = 3V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	I <sub>DD8</sub>		13		mA	V <sub>DD</sub> = 3V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 4 MHz	I <sub>DD9</sub>		12		mA	V <sub>DD</sub> = 5.5V@4 MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD10</sub>		10		mA	V <sub>DD</sub> = 5.5V@4 MHz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>DD11</sub>		10		mA	V <sub>DD</sub> = 3V@4 MHz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD12</sub>		9		mA	V <sub>DD</sub> = 3V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Operating Current	I <sub>IDLE1</sub>		19		mA	V <sub>DD</sub> = 5.5V@50 MHz, enable all IP and PLL, XTAL=12 MHz



Idle Mode @ 50 MHz	$I_{IDLE2}$		11		mA	$V_{DD}=5.5V@50$ MHz, disable all IP and enable PLL, XTAL=12 MHz
	$I_{IDLE3}$		18		mA	$V_{DD} = 3V@50$ MHz, enable all IP and PLL, XTAL=12 MHz
	$I_{IDLE4}$		10		mA	$V_{DD} = 3V@50$ MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 12 MHz	$I_{IDLE5}$		10		mA	$V_{DD} = 5.5V@12$ MHz, enable all IP and disable PLL, XTAL=12 MHz
	$I_{IDLE6}$		7		mA	$V_{DD} = 5.5V@12$ MHz, disable all IP and disable PLL, XTAL=12 MHz
	$I_{IDLE7}$		9		mA	$V_{DD} = 3V@12$ MHz, enable all IP and disable PLL, XTAL=12 MHz
	$I_{IDLE8}$		6		mA	$V_{DD} = 3V@12$ MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 4 MHz	$I_{IDLE9}$		5		mA	$V_{DD} = 5.5V@4$ MHz, enable all IP and disable PLL, XTAL=4 MHz
	$I_{IDLE10}$		4		mA	$V_{DD} = 5.5V@4$ MHz, disable all IP and disable PLL, XTAL=4 MHz
	$I_{IDLE11}$		4		mA	$V_{DD} = 3V@4$ MHz, enable all IP and disable PLL, XTAL=4 MHz
	$I_{IDLE12}$		3		mA	$V_{DD} = 3V@4$ MHz, disable all IP and disable PLL, XTAL=4 MHz
Standby Current Power down Mode	$I_{PWD1}$		15		$\mu A$	$V_{DD} = 5.5V$ , No load @ Disable BOV function
	$I_{PWD2}$		11		$\mu A$	$V_{DD} = 3.0V$ , No load @ Disable BOV function
Input Current P0/1/2/3/4 (Quasi-bidirectional mode)	$I_{IN1}$		-50	-60	$\mu A$	$V_{DD} = 5.5V$ , $V_{IN} = 0.4V$
Input Leakage Current P0/1/2/3/4	$I_{LK}$	-2	-	+2	$\mu A$	$V_{DD} = 5.5V$ , $0 < V_{IN} < V_{DD}$
Logic 1 to 0 Transition Current P0/1/2/3/4 (Quasi-bidirectional mode)	$I_{TL}^{[3]}$	-650	-	-200	$\mu A$	$V_{DD} = 5.5V$ , $V_{IN} < 2.0V$
Input Low Voltage P0/1/2/3/4 (TTL input)	$V_{IL1}$	-0.3	-	0.8	V	$V_{DD} = 4.5V$
		-0.3	-	0.6		$V_{DD} = 2.5V$
Input High Voltage P0/1/2/3/4 (TTL input)	$V_{IH1}$	2.0	-	$V_{DD} + 0.2$	V	$V_{DD} = 5.5V$
		1.5	-	$V_{DD} + 0.2$		$V_{DD} = 3.0V$
Input Low Voltage XT1 <sup>[2]</sup>	$V_{IL3}$	0	-	0.8	V	$V_{DD} = 4.5V$
		0	-	0.4		$V_{DD} = 3.0V$
Input High Voltage XT1 <sup>[2]</sup>	$V_{IH3}$	3.5	-	$V_{DD} + 0.2$	V	$V_{DD} = 5.5V$
		2.4	-	$V_{DD} + 0.2$		$V_{DD} = 3.0V$
Negative going threshold (Schmitt input), /RST	$V_{ILS}$	-0.5	-	$0.3V_{DD}$	V	


Positive going threshold (Schmitt input), /RST	$V_{IHS}$	$0.7V_{DD}$	-	$V_{DD}+0.5$	V	
Internal /RST pin pull up resistor	$R_{RST}$	40		150	K $\Omega$	
Negative going threshold (Schmitt input), P0/1/2/3/4	$V_{ILS}$	-0.5	-	$0.2V_{DD}$	V	
Positive going threshold (Schmitt input), P0/1/2/3/4	$V_{IHS}$	$0.4V_{DD}$	-	$V_{DD}+0.5$	V	
Source Current P0/1/2/3/4 (Quasi-bidirectional Mode)	$I_{SR11}$	-300	-370	-450	$\mu A$	$V_{DD} = 4.5V, V_S = 2.4V$
	$I_{SR12}$	-50	-70	-90	$\mu A$	$V_{DD} = 2.7V, V_S = 2.2V$
	$I_{SR12}$	-40	-60	-80	$\mu A$	$V_{DD} = 2.5V, V_S = 2.0V$
Source Current P0/1/2/3/4 (Push-pull Mode)	$I_{SR21}$	-20	-24	-28	mA	$V_{DD} = 4.5V, V_S = 2.4V$
	$I_{SR22}$	-4	-6	-8	mA	$V_{DD} = 2.7V, V_S = 2.2V$
	$I_{SR22}$	-3	-5	-7	mA	$V_{DD} = 2.5V, V_S = 2.0V$
Sink Current P0/1/2/3/4 (Quasi-bidirectional and Push-pull Mode)	$I_{SK1}$	10	16	20	mA	$V_{DD} = 4.5V, V_S = 0.45V$
	$I_{SK1}$	7	10	13	mA	$V_{DD} = 2.7V, V_S = 0.45V$
	$I_{SK1}$	6	9	12	mA	$V_{DD} = 2.5V, V_S = 0.45V$
Brownout voltage with BOV_VL [1:0] =00b	$V_{BO2.2}$	2.1	2.2	2.3	V	
Brownout voltage with BOV_VL [1:0] =01b	$V_{BO2.7}$	2.6	2.7	2.8	V	
Brownout voltage with BOV_VL [1:0] =10b	$V_{BO3.8}$	3.7	3.8	3.9	V	
Brownout voltage with BOV_VL [1:0] =11b	$V_{BO4.5}$	4.4	4.5	4.6	V	
Hysteresis range of BOD voltage	$V_{BH}$	30	-	150	mV	$V_{DD} = 2.5V\sim 5.5V$

**Notes:**

1. /RST pin is a Schmitt trigger input.
2. XTAL1 is a CMOS input.
3. Pins of P0, P1, P2, P3 and P4 can source a transition current when they are being externally driven from 1 to 0. In the condition of  $V_{DD}=5.5V$ , the transition current reaches its maximum value when  $V_{in}$  approximates to 2V.

## 8.3 AC Electrical Characteristics

### 8.3.1 External 4~24 MHz High Speed Crystal



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	$t_{CHCX}$	20	-	125	nS	
Clock Low Time	$t_{CLCX}$	20	-	125	nS	
Clock Rise Time	$t_{CLCH}$	-	-	10	nS	
Clock Fall Time	$t_{CHCL}$	-	-	10	nS	

### 8.3.2 External 4~24 MHz High Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
$V_{DD}$	-	2.5	5	5.5	V
Operating current	12 MHz@ $V_{DD} = 5V$	-	5	-	mA

### 8.3.3 Typical Crystal Application Circuits

CRYSTAL	C1	C2
4 MHz ~ 24 MHz	Optional (Depend on crystal specification)	




Figure 8-1 Typical Crystal Application Circuit



### 8.3.4 Internal 22.1184 MHz High Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184	-	MHz
Calibrated Internal Oscillator Frequency	+25 C; V <sub>DD</sub> =5V	-1	-	+1	%
	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-3	-	+3	%
Accuracy of Un-calibrated Internal Oscillator Frequency	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-25	-	+25	%
Operating current	V <sub>DD</sub> =5V	-	500	-	uA

### 8.3.5 Internal 10 kHz Low Speed Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrated Internal Oscillator Frequency	+25 C; V <sub>DD</sub> =5V	-30	-	+30	%
	-40 C~+85 C; V <sub>DD</sub> =2.5V~5.5V	-50	-	+50	%
Operating current	V <sub>DD</sub> =5V	-	5	-	uA

**Notes:**

1. Internal operation voltage comes from LDO.



## 8.4 Analog Characteristics

### 8.4.1 Specification of 600 kHz sps 12-bit SARADC

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
Resolution	-	-	-	12	Bit
Differential nonlinearity error	DNL	-	±1.2	-	LSB
Integral nonlinearity error	INL	-	±1.5	-	LSB
Offset error	EO	-	+4	10	LSB
Gain error (Transfer gain)	EG	-	+7	1.005	-
Monotonic	-	Guaranteed		-	-
ADC clock frequency	FADC	-	-	20	MHz
Calibration time	TCAL	-	127	-	Clock
Sample time	TS	-	7	-	Clock
Conversion time	TADC	-	13	-	Clock
Sample rate	FS	-	-	600	k sps
Supply voltage	V <sub>LDO</sub>	-	2.5	-	V
	V <sub>ADD</sub>	3	-	5.5	V
Supply current (Avg.)	I <sub>DD</sub>	-	0.5	-	mA
	I <sub>DDA</sub>	-	1.5	-	mA
Input voltage range	V <sub>IN</sub>	0	-	AVDD	V
Capacitance	C <sub>IN</sub>	-	5	-	pF



## 8.4.2 Specification of LDO and Power management

PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Input Voltage	2.7	5	5.5	V	V <sub>DD</sub> input voltage
Output Voltage	-10%	2.5	+10%	V	V <sub>DD</sub> > 2.7V
Temperature	-40	25	85	°C	
Quiescent Current (PD=0)	-	100	-	uA	
Quiescent Current (PD=1)	-	5	-	uA	
Iload (PD=0)	-	-	100	mA	
Iload (PD=1)	-	-	100	uA	
Cbp	-	10	-	uF	Resr=1ohm

**Note:**

1. It is recommended that a 10uF (or higher) capacitor and a 100nF bypass capacitor are connected between VDD and the closest VSS pin of the device.
2. For ensuring power stability, a 4.7uF or higher capacitor must be connected between LDO pin and the closest VSS pin of the device.





### 8.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	1.7	-	5.5	V
Quiescent current	VDD5V=5.5V	-	-	5	uA
Threshold voltage	Temperature=25°	1.7	2.0	2.3	V
	Temperature=-40°	-	2.4	-	V
	Temperature=85°	-	1.6	-	V
Hysteresis	-	0	0	0	V

### 8.4.4 Specification of Brownout Detector

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AVDD=5.5V	-	-	125	μA
Temperature	-	-40	25	85	°C
Brown-out voltage	BOV_VL[1:0]=11	4.4	4.5	4.6	V
	BOV_VL [1:0]=10	3.7	3.8	3.9	V
	BOV_VL [1:0]=01	2.6	2.7	2.8	V
	BOV_VL [1:0]=00	2.1	2.2	2.3	V
Hysteresis	-	30m	-	150m	V

### 8.4.5 Specification of Power-On Reset (5V)

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	-	nA

## 8.5 SPI Dynamic characteristics

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
SPI master mode (VDD = 4.5V ~ 5.5V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	26	-	-	ns
$t_{DH}$	Data hold time	0	-	-	ns
$t_V$	Data output valid time	-	-	6	ns
SPI master mode (VDD = 3.0V ~ 3.6V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	39	-	-	ns
$t_{DH}$	Data hold time	0	-	-	ns
$t_V$	Data output valid time	-	-	10	ns
SPI slave mode (VDD = 4.5V ~ 5.5V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	$2 \cdot PCLK + 4$	-	-	ns
$t_V$	Data output valid time	-	-	$2 \cdot PCLK + 27$	ns
SPI slave mode (VDD = 3.0V ~ 3.6V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	$2 \cdot PCLK + 8$	-	-	ns
$t_V$	Data output valid time	-	-	$2 \cdot PCLK + 40$	ns




Figure 8-2 SPI Master timing






Figure 8-3 SPI Slave timing

## 9 PACKAGE DIMENSIONS

### 9.1 LQFP-48 (7x7x1.4mm<sup>2</sup> Footprint 2.0mm)



## 9.2 QFN-33 (5X5 mm<sup>2</sup>, Thickness 0.8mm, Pitch 0.5 mm)



**10 REVISION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
V1.0	Mar 15, 2011	-	Initial issued
V2.0	May 30, 2011	Page 28 Page 64 Page 66	Add "Whole Chip Clock generator block diagram" Revise the spec of LDO Add SPI Dynamic Characteristics

## Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*

# AMEYA360

## Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit [www.ameya360.com](http://www.ameya360.com)

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd  
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email [amall@ameya360.com](mailto:amall@ameya360.com)

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email [service@ameya360.com](mailto:service@ameya360.com)

➤ Partnership :

Tel +86 (21) 64016692-8333

Email [mkt@ameya360.com](mailto:mkt@ameya360.com)