Low Distortion, Differential Analog-to-Digital Converter Driver

## FEATURES

Easy to use, single-ended-to-differential conversion
Adjustable output common-mode voltage
Externally adjustable gain
Low harmonic distortion
-94 dBc SFDR @ 5 MHz

- 85 dBc SFDR @ 20 MHz
- $\mathbf{3} \mathbf{~ d B}$ bandwidth of $\mathbf{3 0 0} \mathbf{~ M H z}, \mathrm{G}=+1$

Fast settling to $\mathbf{0 . 0 1 \%}$ of 16 ns
Slew rate: 1150 V/ $\mu \mathrm{s}$
Fast overdrive recovery of 4 ns
Low input voltage noise of $5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
1 mV typical offset voltage
Wide supply range: +3 V to $\pm 5 \mathrm{~V}$
Low power: 90 mW on 5 V
0.1 dB gain flatness to $\mathbf{3 0} \mathbf{~ M H z}$

Available in 8-lead SOIC and MSOP packages

## APPLICATIONS

## ADC drivers

Single-ended-to-differential converters
IF and baseband gain blocks

## Differential buffers

## Line drivers

## GENERAL DESCRIPTION

The AD8138A is a major advancement over op amps for differential signal processing. The AD8138A can be used as a single-ended-to-differential amplifier or as a differential-todifferential amplifier. The AD8138A is as easy to use as an op amp and greatly simplifies differential signal amplification and driving.

Manufactured on the Analog Devices, Inc., proprietary XFCB bipolar process, the AD8138A has a -3 dB bandwidth of 300 MHz and delivers a differential signal with low harmonic distortion. The AD8138A has a unique internal feedback feature that provides balanced output gain and phase matching, suppressing evenorder harmonics. The internal feedback circuit minimizes any gain error that is associated with the mismatches in the external gain setting resistors.

The differential output of the AD8138A helps balance the input to differential analog-to-digital converters (ADCs), maximizing the performance of the ADC.

PIN CONFIGURATION


Figure 1.
TYPICAL APPLICATION CIRCUIT


Figure 2.

The AD8138A eliminates the need for a transformer with high performance ADCs, preserving the low frequency and dc information. The common-mode level of the differential output is adjustable by a voltage on the Vосм pin, easily level shifting the input signals for driving single-supply ADCs. Fast overload recovery preserves sampling accuracy.

The AD8138A distortion performance makes it an ideal ADC driver for communication systems, with distortion performance good enough to drive state-of-the-art 10-bit to 16-bit converters at high frequencies. The high bandwidth and IP3 of the AD8138A make it appropriate for use as a gain block in IF and baseband signal chains. The AD8138A offset and dynamic performance makes it well-suited for a wide variety of signal processing and data acquisition applications.

The AD8138A is available in both SOIC and MSOP packages for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## AD8138A

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
Pin Configuration .....  1
Typical Application Circuit .....  1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
$\pm \mathrm{IN}$ to $\pm$ OUT Specifications. ..... 3
Vocm to $\pm$ OUT Specifications ..... 4
$\pm$ IN to $\pm$ OUT Specifications. ..... 5
Vocm to $\pm$ OUT Specifications ..... 6
Absolute Maximum Ratings .....  7
Thermal Resistance ..... 7
ESD Caution ..... 7
Pin Configuration and Function Descriptions ..... 8
Typical Performance Characteristics ..... 9
Test Circuits. ..... 15
Terminology ..... 16
Theory of Operation ..... 17
Analyzing an Application Circuit ..... 17
Setting the Closed-Loop Gain ..... 17
Estimating the Output Noise Voltage ..... 17
The Impact of Mismatches in the Feedback Networks ..... 18
Calculating The Input Impedance of an Application Circuit ..... 18
Input Common-Mode Voltage Range in Single-Supply Applications ..... 18
Setting the Output Common-Mode Voltage ..... 18
Driving a Capacitive Load ..... 18
Layout, Grounding, and Bypassing. ..... 19
Balanced Transformer Driver ..... 20
High Performance ADC Driving ..... 21
3 V Operation ..... 22
Outline Dimensions ..... 23
Ordering Guide ..... 23

## REVISION HISTORY

10/08-Revision 0: Initial Version

## SPECIFICATIONS

## $\pm I N$ to $\pm$ OUT SPECIFICATIONS

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}, V_{\text {осм }}=0 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=500 \Omega$, unless otherwise noted. Refer to Figure 39 for test setup and label descriptions. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Large Signal Bandwidth <br> Slew Rate <br> Settling Time <br> Overdrive Recovery Time |  | 260 | $\begin{aligned} & 300 \\ & 225 \\ & 30 \\ & 265 \\ & 1150 \\ & 16 \\ & 4 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> V/ $/ \mathrm{s}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE ${ }^{1}$ <br> Second Harmonic <br> Third Harmonic <br> IMD <br> IP3 <br> Voltage Noise (RTI) <br> Input Current Noise |  |  | $\begin{aligned} & -94 \\ & -87 \\ & -62 \\ & -114 \\ & -85 \\ & -57 \\ & -77 \\ & 37 \\ & 5 \\ & 2 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Resistance <br> Input Capacitance Input Common-Mode Voltage CMRR | $\mathrm{V}_{\text {oS }, \mathrm{dm}}=\mathrm{V}_{\text {OUT, } \mathrm{dm}} / 2 ; \mathrm{V}_{\text {+DIN }}=\mathrm{V}_{\text {-DIN }}=\mathrm{V}_{\text {OCM }}=0 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> Differential <br> Common mode <br> $\Delta \mathrm{V}_{\text {OUT, } \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm} ;} \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm}}= \pm 1 \mathrm{~V}$ | -3 | $\begin{aligned} & +1 \\ & \pm 4 \\ & 3.5 \\ & -0.01 \\ & 6 \\ & 3 \\ & 1 \\ & -4.7 \text { to }+3.4 \\ & -77 \\ & \hline \end{aligned}$ | +3 <br> 7 $-70$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{M} \Omega$ <br> $\mathrm{M} \Omega$ <br> pF <br> V <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current Output Balance Error | Maximum $\Delta V_{\text {out; }}$ single-ended output <br> $\Delta \mathrm{V}_{\text {out }, \mathrm{cm}} / \Delta \mathrm{V}_{\text {OUT, } \mathrm{dm} ;} \Delta \mathrm{V}_{\text {OUT, } \mathrm{dm}}=1 \mathrm{~V}$ |  | $\begin{aligned} & 7.75 \\ & 95 \\ & -66 \end{aligned}$ |  | $\begin{aligned} & \text { Vp-p } \\ & m A \\ & d B \end{aligned}$ |

[^0]
## AD8138A

## $V_{\text {ocm }}$ to $\pm$ OUT SPECIFICATIONS

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OCM}}=0 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=500 \Omega$, unless otherwise noted. Refer to Figure 39 for test setup and label descriptions. All specifications refer to single-ended input and differential outputs, unless otherwise noted.

Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Slew Rate |  |  | $\begin{aligned} & 250 \\ & 330 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| INPUT VOLTAGE NOISE (RTI) | $\mathrm{f}=0.1 \mathrm{MHz}$ to 100 MHz |  | 17 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE Input Voltage Range Input Resistance Input Offset Voltage Input Bias Current Vocm CMRR Gain |  | $\begin{aligned} & -10 \\ & 0.9955 \end{aligned}$ | $\begin{aligned} & \pm 3.8 \\ & 200 \\ & \pm 3 \\ & 0.5 \\ & -75 \\ & 1 \end{aligned}$ | $\begin{aligned} & +10 \\ & \\ & 1.0045 \end{aligned}$ | V <br> $\mathrm{k} \Omega$ <br> mV <br> $\mu \mathrm{A}$ <br> dB <br> V/V |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current <br> Power Supply Rejection Ratio | $T_{\text {min }}$ to $T_{\text {max }}$ variation $\Delta \mathrm{V}_{\mathrm{out}, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{s}} ; \Delta \mathrm{V}_{\mathrm{s}}= \pm 1 \mathrm{~V}$ | $\begin{aligned} & \pm 1.4 \\ & 16 \end{aligned}$ | $\begin{aligned} & 20 \\ & 40 \\ & -86 \end{aligned}$ | $\begin{aligned} & \pm 5.5 \\ & 24 \\ & -66 \end{aligned}$ | V <br> mA <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> dB |
| OPERATING TEMPERATURE RANGE |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## $\pm$ IN to $\pm$ OUT SPECIFICATIONS

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\text {ocm }}=2.5 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=500 \Omega$, unless otherwise noted. Refer to Figure 39 for test setup and label descriptions. All specifications refer to single-ended input and differential output, unless otherwise noted.

Table 3.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Large Signal Bandwidth <br> Slew Rate <br> Settling Time <br> Overdrive Recovery Time |  | 250 | $\begin{aligned} & 300 \\ & 225 \\ & 29 \\ & 265 \\ & 950 \\ & 16 \\ & 4 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns |
| NOISE/HARMONIC PERFORMANCE ${ }^{1}$ <br> Second Harmonic <br> Third Harmonic <br> IMD <br> IP3 <br> Voltage Noise (RTI) <br> Input Current Noise |  |  | $\begin{aligned} & -90 \\ & -79 \\ & -60 \\ & -100 \\ & -82 \\ & -53 \\ & -74 \\ & 35 \\ & 5 \\ & 2 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBm <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT CHARACTERISTICS <br> Offset Voltage <br> Input Bias Current <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage CMRR | $\mathrm{V}_{\mathrm{OS}, \mathrm{dm}}=\mathrm{V}_{\text {OUT, }} \mathrm{dm} / 2 ; \mathrm{V}_{+ \text {DIN }}=\mathrm{V}_{\text {-DIN }}=\mathrm{V}_{\text {OCM }}=0 \mathrm{~V}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ variation <br> Differential <br> Common mode <br> $\Delta \mathrm{V}_{\mathrm{OUT}, \mathrm{dm}} / \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm} ;} ; \Delta \mathrm{V}_{\mathrm{IN}, \mathrm{cm}}=1 \mathrm{~V}$ | -3 | $\begin{aligned} & +1 \\ & \pm 4 \\ & 3.5 \\ & -0.01 \\ & 6 \\ & 3 \\ & 1 \\ & -0.3 \text { to }+3.2 \\ & -77 \end{aligned}$ | +3 <br> 7 $-70$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} /{ }^{\circ} \mathrm{C} \\ & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~dB} \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Output Current <br> Output Balance Error | Maximum $\Delta \mathrm{V}_{\text {out; }}$ single-ended output <br> $\Delta \mathrm{V}_{\text {out, } \mathrm{cm}} / \Delta \mathrm{V}_{\text {out, }} \mathrm{dm} ; \Delta \mathrm{V}_{\text {out, }} \mathrm{dm}=1 \mathrm{~V}$ |  | $\begin{aligned} & 2.9 \\ & 95 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & \text { Vp-p } \\ & m A \\ & d B \end{aligned}$ |

[^1]
## AD8138A

## $\mathbf{V}_{\text {ocm }} \mathbf{T O} \pm$ OUT SPECIFICATIONS

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\text {oCM }}=2.5 \mathrm{~V}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{L}, \mathrm{dm}}=500 \Omega$, unless otherwise noted. Refer to Figure 39 for test setup and label descriptions. All specifications refer to single-ended input and differential output, unless otherwise noted.

Table 4.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Slew Rate |  |  | $\begin{aligned} & 220 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| INPUT VOLTAGE NOISE (RTI) | $\mathrm{f}=0.1 \mathrm{MHz}$ to 100 MHz |  | 17 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE Input Voltage Range Input Resistance Input Offset Voltage Input Bias Current Vосм CMRR Gain | $\mathrm{V}_{\mathrm{OS}, \mathrm{cm}}=\mathrm{V}_{\text {out }, \mathrm{cm}} ; \mathrm{V}_{+\mathrm{DIN}}=\mathrm{V}_{-\mathrm{DIN}}=\mathrm{V}_{\text {OCM }}=0 \mathrm{~V}$ <br> $\Delta \mathrm{V}_{\text {out, }}$ dm $/ \Delta \mathrm{V}_{\text {осм }} ; \Delta \mathrm{V}_{\text {осм }}=2.5 \mathrm{~V} \pm 1 \mathrm{~V}$ <br> $\Delta \mathrm{V}_{\text {out }, \mathrm{cm}} / \Delta \mathrm{V}_{\text {ocm }} ; \Delta \mathrm{V}_{\text {ocm }}=2.5 \mathrm{~V} \pm 1 \mathrm{~V}$ | $\begin{aligned} & -12 \\ & 0.9968 \end{aligned}$ | $\begin{aligned} & 1.0 \text { to } 3.8 \\ & 100 \\ & \pm 4 \\ & 0.5 \\ & -70 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & +12 \\ & 1.0032 \end{aligned}$ | V <br> $\mathrm{k} \Omega$ <br> mV <br> $\mu \mathrm{A}$ <br> dB <br> V/V |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current <br> Power Supply Rejection Ratio | $T_{\text {min }}$ to $T_{\text {max }}$ variation $\Delta \mathrm{V}_{\text {out, }} \mathrm{dm} / \Delta \mathrm{V}_{\mathrm{S}} ; \Delta \mathrm{V}_{\mathrm{s}}= \pm 1 \mathrm{~V}$ | $\begin{aligned} & 2.7 \\ & 14 \end{aligned}$ | 18 <br> 40 $-82$ | 11 <br> 22 $-66$ | V <br> mA <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ <br> dB |
| OPERATING TEMPERATURE RANGE |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 5.5 \mathrm{~V}$ |
| Vocm | $\pm \mathrm{V}_{\mathrm{s}}$ |
| Internal Power Dissipation | 550 mW |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec$)$ | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is specified for the worst-case conditions, that is, $\theta_{J A}$ is specified for the device soldered in a circuit board in still air.

Table 6.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead SOIC/4-Layer | 121 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead MSOP/4-Layer | 145 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The maximum safe power dissipation in the AD8138A packages is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8138A. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period can result in changes in the silicon devices, potentially causing failure.
The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins $\left(\mathrm{V}_{\mathrm{s}}\right)$ times the
quiescent current ( I s ). The load current consists of the differential and common-mode currents flowing to the load, as well as currents flowing through the external feedback networks and internal common-mode feedback loop. The internal resistor tap used in the common-mode feedback loop places a negligible differential load on the output. Consider the rms voltages and currents when dealing with ac signals.
Airflow reduces $\theta_{\text {JA }}$. In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes, reduces the $\theta_{\mathrm{JA}}$.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 8-lead SOIC
$\left(121^{\circ} \mathrm{C} / \mathrm{W}\right)$ and 8 -lead MSOP $\left(\theta_{\mathrm{IA}}=145^{\circ} \mathrm{C} / \mathrm{W}\right)$ packages on a JEDEC standard 4-layer board. $\theta_{\text {JA }}$ values are approximations.


Figure 3. Maximum Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## AD8138A

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | - IN | Negative Input Summing Node. |
| 2 | Vocm | Voltage applied to this pin sets the common-mode output voltage with a ratio of 1:1. For example, <br> 1 V dc on Vocm sets the dc bias level on +OUT and -OUT to 1 V. |
| 3 | V+ | Positive Supply Voltage. |
| 4 | +OUT | Positive Output. Note that the voltage at -IN is inverted at +OUT (see Figure 42). |
| 5 | - OUT | Negative Output. Note that the voltage at +IN is inverted at -OUT (see Figure 42). |
| 6 | V- | Negative Supply Voltage. |
| 7 | NC | No Connect. |
| 8 | + IN | Positive Input Summing Node. |

## TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, gain $=+1, \mathrm{R}_{\mathrm{G}}=\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{L}, \mathrm{dm}}=499 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; refer to Figure 39 for test setup.


Figure 5. Small Signal Frequency Response


Figure 6. Small Signal Frequency Response


Figure 7.0.1 dB Flatness vs. Frequency


Figure 8. Large Signal Frequency Response


Figure 9. Large Signal Frequency Response


Figure 10. Small Signal Frequency Response for Various Gains

## AD8138A



Figure 11. Harmonic Distortion vs. Fundamental Frequency


Figure 12. Harmonic Distortion vs. Fundamental Frequency


Figure 13. Harmonic Distortion vs. Vocm DC Output


Figure 14. Harmonic Distortion vs. Differential Output Voltage


Figure 15. Harmonic Distortion vs. Differential Output Voltage


Figure 16. Harmonic Distortion vs. Differential Output Voltage


Figure 17. Harmonic Distortion vs. RLOAD


Figure 18. Harmonic Distortion vs. RLOAD


Figure 19. Intermodulation Distortion


Figure 20. Third-Order Intercept vs. Frequency



Figure 21. Large Signal Transient Response



Figure 22. Small Signal Transient Response

## AD8138A



Figure 23. Large Signal Transient Response


Figure 24. Large Signal Transient Response


Figure 25. Settling Time


Figure 26. Output Overdrive


Figure 27. Large Signal Transient Response for Various Capitcor Loads (See Figure 40)


Figure 28. CMRR vs. Frequency


Figure 29. Output Balance Error vs. Frequency (See Figure 41)


Figure 30. PSRR vs. Frequency


Figure 31. Output Impedance vs. Frequency


Figure 32. Output Referred Differential Offset Voltage vs. Temperature


Figure 33. Input Bias Current vs. Temperature


Figure 34. Supply Current vs. Temperature


Figure 35. V осм Frequency Response


Figure 36. Vосм Transient Response


Figure 37. Current Noise (RTI)


## TEST CIRCUITS



Figure 39. Basic Test Circuit


Figure 40. Test Circuit for Capacitor Load Drive


Figure 41. Test Circuit for Output Balance

## AD8138A

## TERMINOLOGY



Figure 42. Circuit Definitions
Differential Voltage
Differential voltage refers to the difference between two node voltages. For example, the output differential voltage (or equivalently, output differential-mode voltage) is defined as

$$
V_{\text {OUT, } d m}=\left(V_{\text {+OUT }}-V_{- \text {OUT }}\right)
$$

where $V_{\text {+out }}$ and $V_{\text {-out }}$ refer to the voltages at the +OUT and -OUT terminals with respect to a common reference.

## Common-Mode Voltage

Common-mode voltage refers to the average of two node voltages. The output common-mode voltage is defined as

$$
V_{\text {OUT }, c m}=\left(V_{+ \text {OUT }}+V_{\text {-OUT }}\right) / 2
$$

## Output Balance

Balance is a measure of how well differential signals are matched in amplitude and exactly $180^{\circ}$ apart in phase. Balance is most easily determined by placing a well-matched resistor divider between the differential voltage nodes and comparing the magnitude of the signal at the midpoint of the divider with the magnitude of the differential signal (see Figure 41). By this definition, output balance is the magnitude of the output common-mode voltage divided by the magnitude of the output differential-mode voltage.

$$
\text { Output Balance Error }=\left|\frac{V_{\text {OUT }, \mathrm{cm}}}{V_{\text {OUT,dm }}}\right|
$$

## THEORY OF OPERATION

The AD8138A differs from conventional op amps in that it has two outputs whose voltages move in opposite directions. Similar to an op amp, it relies on high open-loop gain and negative feedback to force these outputs to the desired voltages. The AD8138A behaves much like a standard voltage feedback op amp and makes it easy to perform single-ended-to-differential conversion, common-mode level shifting, and amplification of differential signals. Also like an op amp, the AD8138A has high input impedance and low output impedance.

Previous differential drivers, both discrete and integrated designs, used two independent amplifiers and two independent feedback loops, one to control each of the outputs. When these circuits were driven from a single-ended source, the resulting outputs were typically not well balanced. Achieving a balanced output has often required exceptional matching of the amplifiers and feedback networks.
DC common-mode level shifting has also been difficult with previous differential drivers. Level shifting required the use of a third amplifier and feedback loop to control the output commonmode level. Sometimes the third amplifier was used in an attempt to correct an inherently unbalanced circuit. Excellent performance over a wide frequency range has proven difficult with this approach.
The AD8138A uses two feedback loops to separately control the differential and common-mode output voltages. The differential feedback, set with external resistors, controls only the differential output voltage. The common-mode feedback controls only the common-mode output voltage. This architecture makes it easy to arbitrarily set the output common-mode level. It is forced, by internal common-mode feedback, to be equal to the voltage applied to the V осм input, without affecting the differential $^{\text {in }}$ output voltage.

The AD8138A architecture results in outputs that are highly balanced over a wide frequency range without requiring tightly matched external components. The common-mode feedback loop forces the signal component of the output common-mode
voltage to be zeroed. The result is nearly perfectly balanced differential outputs of identical amplitude and exactly $180^{\circ}$ apart in phase.

## ANALYZING AN APPLICATION CIRCUIT

The AD8138A uses high open-loop gain and negative feedback to force its differential and common-mode output voltages in such a way as to minimize the differential and common-mode error voltages. The differential error voltage is defined as the voltage between the differential inputs labeled +IN and -IN in Figure 42. For most purposes, this voltage can be assumed to be zero. Similarly, the difference between the actual output common-mode voltage and the voltage applied to V осм сan also be assumed to be zero. Starting from these two assumptions, any application circuit can be analyzed.

## SETTING THE CLOSED-LOOP GAIN

Neglecting the capacitors $\left(\mathrm{C}_{\mathrm{F}}\right)$, the differential-mode gain of the circuit in Figure 42 can be determined by

$$
\left|\frac{V_{\text {OUT }, d m}}{V_{\text {OUT, } d m}}\right|=\frac{R_{F}^{s}}{R_{G}{ }^{s}}
$$

This assumes the input resistors, $R_{G}{ }^{S}$, and feedback resistors, $R_{F}{ }^{s}$, on each side are equal.

## ESTIMATING THE OUTPUT NOISE VOLTAGE

Similar to the case of a conventional op amp, the differential output errors (noise and offset voltages) can be estimated by multiplying the input referred terms at +IN and -IN by the circuit noise gain. The noise gain is defined as

$$
G_{N}=1+\left(\frac{R_{F}}{R_{G}}\right)
$$

To compute the total output referred noise for the circuit of Figure 42, consideration must also be given to the contribution of the Resistors $R_{G}$ and $R_{F}$. Refer to Table 8 for the estimated output noise voltage densities at various closed-loop gains.

Table 8.

| Gain | $\mathbf{R}_{\mathbf{G}}(\mathbf{\Omega})$ | $\mathbf{R}_{\mathbf{F}}(\mathbf{\Omega})$ | Bandwidth -3 dB | Output Noise <br> AD8138A Only | Output Noise <br> AD8138A + $\mathbf{R}_{\mathbf{G}}, \mathbf{R}_{\mathbf{F}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 499 | 499 | 320 MHz | $10 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | $11.6 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| 2 | 499 | 1.0 k | 180 MHz | $15 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $18.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| 5 | 499 | 2.49 k | 70 MHz | $30 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | $37.9 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| 10 | 499 | 4.99 k | 30 MHz | $55 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $70.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |

When using the AD8138A in gain configurations where

$$
\frac{R_{F}}{R_{G}}
$$

of one feedback network is unequal to

$$
\frac{R_{F}}{R_{G}}
$$

of the other network, there is a differential output noise due to input-referred voltage in the Vосм circuitry. The output noise is defined in terms of the following feedback terms (refer to Figure 42):

$$
\beta_{1}=\frac{R_{G}}{R_{F}+R_{G}}
$$

for -OUT to +IN loop, and

$$
\beta_{2}=\frac{R_{G}}{R_{F}+R_{G}}
$$

for +OUT to -IN loop. With these defined

$$
V_{n O U T, d m}=2 V_{n I N, V_{O C M}}\left[\frac{\beta_{1}-\beta_{2}}{\beta_{1}+\beta_{2}}\right]
$$

where $V_{n O U T, ~ d m}$ is the output differential noise, and $V_{n I N, V_{O C M}}$ is the input-referred voltage noise in Vocm.

## THE IMPACT OF MISMATCHES IN THE FEEDBACK NETWORKS

As previously mentioned, even if the external feedback networks $\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)$ are mismatched, the internal common-mode feedback loop still forces the outputs to remain balanced. The amplitudes of the signals at each output remains equal and $180^{\circ}$ out of phase. The input-to-output differential-mode gain varies proportionately to the feedback mismatch, but the output balance is unaffected.

Ratio matching errors in the external resistors result in a degradation of the ability of the circuit to reject input common-mode signals, much the same as for a four-resistor difference amplifier made from a conventional op amp.
In addition, if the dc levels of the input and output commonmode voltages are different, matching errors result in a small differential-mode output offset voltage. For the $\mathrm{G}=+1$ case, with a ground referenced input signal and the output commonmode level set for 2.5 V , an output offset of as much as 25 mV ( $1 \%$ of the difference in common-mode levels) can result if $1 \%$ tolerance resistors are used. Resistors of $1 \%$ tolerance result in a worst-case input CMRR of about 40 dB , worst-case differentialmode output offset of 25 mV due to 2.5 V level shift, and no significant degradation in the output balance error.

## CALCULATING THE INPUT IMPEDANCE OF AN APPLICATION CIRCUIT

The effective input impedance of a circuit such as the one in Figure 42, at +IN and -IN, depends on whether the amplifier is driven by a single-ended or differential signal source. For balanced differential input signals, the input impedance ( $\mathrm{R}_{\mathrm{IN}, \mathrm{dm}}$ ) between the inputs ( +IN and -IN ) is simply

$$
R_{I N, d m}=2 \times R_{G}
$$

In the case of a single-ended input signal (for example, if -IN is grounded and the input signal is applied to +IN ), the input impedance becomes

$$
R_{I N, d m}=\left(\frac{R_{G}}{1-\frac{R_{F}}{2 \times\left(R_{G}+R_{F}\right)}}\right)
$$

The input impedance of the circuit is effectively higher than for a conventional op amp connected as an inverter because a fraction of the differential output voltage appears at the inputs as a common-mode signal, partially bootstrapping the voltage across Input Resistor RG.

## INPUT COMMON-MODE VOLTAGE RANGE IN SINGLE-SUPPLY APPLICATIONS

The AD8138A is optimized for level shifting ground referenced input signals. For example, for a single-ended input, this implies that the voltage at -IN in Figure 42 is 0 V when the negative power supply voltage of the amplifier (at $\mathrm{V}-$ ) is also set to 0 V .

## SETTING THE OUTPUT COMMON-MODE VOLTAGE

The Vосм pin of theAD8138A is internally biased at a voltage approximately equal to the midsupply point (which is the average value of the voltages on $\mathrm{V}+$ and $\mathrm{V}-$ ). Relying on this internal bias results in an output common-mode voltage that is within about 100 mV of the expected value.

In cases where more accurate control of the output common-mode level is required, it is recommended that an external source, or resistor divider (made up of $10 \mathrm{k} \Omega$ resistors), be used. The output common-mode offset listed in the Specifications section assumes the $V_{\text {OCM }}$ input is driven by a low impedance voltage source.

## DRIVING A CAPACITIVE LOAD

A purely capacitive load can react with the pin and bond wire inductance of the AD8138A, resulting in high frequency ringing in the pulse response. One way to minimize this effect is to place a small capacitor across each of the feedback resistors. The added capacitance should be small to avoid destabilizing the amplifier. An alternative technique is to place a small resistor in series with the outputs of the amplifier, as shown in Figure 40.

## LAYOUT, GROUNDING, AND BYPASSING

As a high speed part, the AD8138A is sensitive to the PCB environment in which it has to operate. Realizing its superior specifications requires attention to various details of high speed PCB design.
The first requirement is for a solid ground plane that covers as much of the board area around the AD8138A as possible. The only exception to this is to keep the two input pins (Pin 1 and Pin 8) a few millimeters from the ground plane, and remove the ground from both the inner layers and the opposite side of the board under the input pins. This minimizes the stray capacitance on these nodes and helps preserve the gain flatness vs. frequency.

Bypass the power supply pins as close as possible to the device to the nearby ground plane using high frequency ceramic chip capacitors. This bypassing should have a capacitance value of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ for each supply. Farther away, provide low frequency bypassing with $10 \mu \mathrm{~F}$ tantalum capacitors from each supply to ground.
To avoid parasitic effects, keep the signal routing short and direct. Wherever there are complementary signals, provide a symmetrical layout to the extent possible to maximize the balance performance. When running differential signals over a long distance, keep the traces on the PCB close together, or twist together any differential wiring to minimize the area of the loop that is formed. This reduces the radiated energy and makes the circuit less susceptible to interference.

## BALANCED TRANSFORMER DRIVER

Transformers are among the oldest devices used to perform a single-ended-to-differential conversion (and vice versa). Transformers can also perform the additional functions of galvanic isolation, step-up or step-down of voltages, and impedance transformation. For these reasons, transformers always find uses in certain applications.
However, when driving the transformer in a single-ended manner, there is an imbalance at the output due to the parasitics inherent in the transformer. The primary (or driven) side of the transformer has one side at dc potential (usually ground), while the other side is driven. This can cause problems in systems that require good balance of the transformer's differential output signals.
If the interwinding capacitance ( $\mathrm{C}_{\text {stray }}$ ) is assumed to be uniformly distributed, a signal from the driving source couples to the secondary output terminal that is closest to the driven side of the primary. On the other hand, no signal is coupled to the opposite terminal of the secondary winding because its nearest primary terminal is not driven (see Figure 43). The exact amount of this imbalance depends on the particular parasitics of the transformer, but is mostly a problem at higher frequencies.
The balance of a differential circuit can be measured by connecting an equal-valued resistive voltage divider across the differential outputs and then measuring the center point of the circuit with respect to ground. Because the two differential outputs are supposed to be of equal amplitude, but $180^{\circ}$ opposite phase, there should be no signal present for perfectly balanced outputs.
The circuit in Figure 43 shows a Mini-Circuits ${ }^{\otimes}$ T1-6T transformer connected with its primary driven single-endedly and the secondary side connected with a precision voltage divider across its terminals. The voltage divider consists of two $500 \Omega$, $0.005 \%$ precision resistors. The voltage, $\mathrm{V}_{\text {UNBAL }}$, which is also equal to the ac common-mode voltage, is a measure of how closely the outputs are balanced.
Figure 45 compares the transformer being driven single-endedly by a signal generator with the same transformer being driven differentially using an AD8138A. The top signal trace of Figure 45 shows the balance of the single-ended configuration, whereas the bottom signal trace shows the differentially driven balance response. The 100 MHz balance is 35 dB better when using the AD8138A.

The well-balanced outputs of the AD8138A provide a drive signal to each of the primary inputs of the transformer that are of equal amplitude and $180^{\circ}$ out of phase. Therefore, depending on how the polarity of the secondary is connected, the signals that conduct across the interwinding capacitance either both assist the transformer's secondary signal equally or both buck the secondary signals. In either case, the parasitic effect is symmetrical and provides a well-balanced transformer output (see Figure 45).


Figure 43. Transformer Single-Ended-to-Differential Converter Is Inherently Imbalanced


Figure 44. AD8138A Forms a Balanced Transformer Driver


Figure 45. Output Balance Error for Circuits of Figure 43 and Figure 44

## HIGH PERFORMANCE ADC DRIVING

The circuit in Figure 46 shows a simplified front-end connection for an AD8138A driving an AD9224, a 12-bit, 40 MSPS ADC. The ADC works best when driven differentially, which minimizes its distortion. The AD8138A eliminates the need for a transformer to drive the ADC and performs single-ended-to-differential conversion, common-mode level shifting, and buffering of the driving signal.
The positive and negative outputs of the AD8138A are connected to the respective differential inputs of the AD9224 via a pair of $49.9 \Omega$ resistors to minimize the effects of the switched-capacitor front end of the AD9224. For best distortion performance, it runs from supplies of $\pm 5 \mathrm{~V}$.
The AD8138A is configured with unity gain for a single-ended input to a differential output. The additional $23 \Omega$ ( $523 \Omega$ total) at the input to -IN is to balance the parallel impedance of the $50 \Omega$ source and its $50 \Omega$ termination that drives the noninverting input.

The signal generator has a ground referenced, bipolar output, that is, it drives symmetrically above and below ground. Connecting Vocm to the CML pin of the AD9224 sets the output common-mode of the AD8138A at 2.5 V , which is the midsupply level for the AD9224. This voltage is bypassed by a $0.1 \mu \mathrm{~F}$ capacitor.
The full-scale analog input range of the AD9224 is set to 4 V p-p by shorting the SENSE terminal to AVSS. This has been determined to be the scaling that provides minimum harmonic distortion.

For the AD8138A to swing at 4 V p-p, each output swings 2 V p-p while providing signals that are $180^{\circ}$ out of phase. With a common-mode voltage at the output of 2.5 V , each AD8138A output swings between 1.5 V and 3.5 V .
A ground referenced 4 V p-p, 5 MHz signal at $\mathrm{IN}+$ was used to test the circuit in Figure 46. When the combined device circuit was run with a sampling rate of 20 MSPS, the spurious-free dynamic range (SFDR) was measured at -85 dBc .


Figure 46. AD8138A Driving an AD9224, a 12-Bit, 40 MSPS ADC

## AD8138A

## 3 V OPERATION



Figure 47. AD8138A Driving an AD9203, a 10-Bit, 40 MSPS ADC

The circuit in Figure 47 shows a simplified front-end connection for an AD8138A driving an AD9203, a 10-bit, 40 MSPS ADC that is specified to work on a single 3 V supply. The ADC works best when driven differentially to make the best use of the signal swing available within the 3 V supply. The appropriate outputs of the AD8138A are connected to the appropriate differential inputs of the AD9203 via a low-pass filter.
The AD8138A is configured for unity gain for a single-ended input to a differential output. The additional $23 \Omega$ at the input to -IN is to balance the impedance of the $50 \Omega$ source and its $50 \Omega$ termination that drives the noninverting input.
The signal generator has ground referenced, bipolar output, that is, it can drive symmetrically above and below ground. Even though the AD8138A has ground as its negative supply, it can still function as a level shifter with such an input signal.
The output common mode is brought to midsupply by the voltage divider that biases Vосм. In this way, the AD8138A provides dc coupling and level shifting of a bipolar signal without inverting the input signal.
The low-pass filter between the AD8138A and the AD9203 provides filtering that helps to improve the signal-to-noise ratio (SNR). Lower noise can be realized by lowering the pole frequency, but the bandwidth of the circuit is lowered.
The circuit was tested with a -0.5 dBFS signal at various frequencies. Figure 48 shows a plot of the total harmonic distortion (THD) vs. frequency at signal amplitudes of 1 V and 2 V differential drive levels.


Figure 48. AD9203 THD @ -0.5 dBFS AD8138A
Figure 49 shows the signal-to-noise-and distortion (SINAD) under the same conditions as those tested in Figure 48. For the smaller signal swing, the AD8138A performance is quite good, but its performance degrades when trying to swing too close to the supply rails.


Figure 49. AD9203 SINAD @ - 0.5 dBFS AD8138A

## OUTLINE DIMENSIONS



Figure 50. 8-Lead Standard Small Outline Package [SOIC] (R-8)
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 51. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD8138AARMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | H1R |
| AD8138AARMZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 7" Tape and Reel | RM-8 | H1R |
| AD8138AARMZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 13" Tape and Reel | RM-8 | H1R |
| AD8138AARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | R-8 |  |
| AD8138AARZ-R71 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC, 7" Tape and Reel | R-8 |  |
| AD8138AARZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC, 13" Tape and Reel | R-8 |  |

[^2]
## AD8138A

## NOTES

## AMEYA360

## Components Supply Platform

## Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

## Contact Us :

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China
> Sales:

Direct $\quad+86$ (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2
> Customer Service :

Email service@ameya360.com
> Partnership :
Tel $\quad+86$ (21) 64016692-8333

Email mkt@ameya360.com


[^0]:    ${ }^{1}$ Harmonic distortion performance is equal or slightly worse with higher values of $\mathrm{R}_{\mathrm{L}, \mathrm{dm}}$. See Figure 17 and Figure 18 for more information.

[^1]:    ${ }^{1}$ Harmonic distortion performance is equal or slightly worse with higher values of $\mathrm{R}_{\mathrm{L}, \mathrm{dm}}$. See Figure 17 and Figure 18 for more information.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

