

#### Features

- Very high speed: 45 ns
- Temperature ranges
   □ Industrial: -40 °C to +85 °C
   □ Automotive-A: -40 °C to +85 °C
   □ Automotive-E: -40 °C to +125 °C
- Voltage range: 4.5 V to 5.5 V
- Pin compatible with CY62128B
- Ultra low standby power
   □ Typical standby current: 1 µA
   □ Maximum standby current: 4 µA (Industrial)
- Ultra low active power
   Typical active current: 1.3 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Offered in standard Pb-free 32-pin STSOP, 32-pin SOIC, and 32-pin thin small outline package (TSOP) Type I packages

#### **Functional Description**


The CY62128E is a high performance CMOS static RAM organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW). The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enable ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take Chip Enable ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The CY62128E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 5 for more details and suggested alternatives.

# Logic Block Diagram



198 Champion Court



# CY62128E MoBL<sup>®</sup>

# Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	14
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20




### **Pin Configuration**

Figure 1. 32-pin STSOP pinout <sup>[1]</sup>









#### **Top View**

NC D	1	32 VCC
A <sub>16</sub>	2	<sub>31</sub> A <sub>15</sub>
A <sub>14</sub>	3	30 CE2
A <sub>12</sub>	4	29 🗌 WE
Å7 E	5	28 A13
		27 A8
A <sub>5</sub> –	7	26 🗖 A <sub>9</sub>
A <sub>4</sub>	8	25 A11
A3 E	9	24 🗌 🛛 🛛 🛛 🖉
A <sub>2</sub> –	10	23 🗋 A <sub>10</sub>
A1 F	11	22 🗆 CE1
A <sub>0</sub> E	12	21 🗖 I/O <sub>7</sub>
I/O <sub>0</sub>	13	20 🛛 I/O <sub>6</sub>
	14	19 🛛 I/O <sub>5</sub>
1/O2	15	18 🛛 I/O4
V <sub>SS</sub>	16	17 🗖 I/O <sub>3</sub>

Note 1. NC pins are not connected on the die.



### **Product Portfolio**

						Power Dissipation					
Product	Range	Vo	V <sub>CC</sub> Range (V)			Operating I <sub>CC</sub> (mA)		)	Standby ( ( A)		
Floduct	Kange				(ns)	f = 1	f = 1MHz f = f <sub>max</sub>		Standby I <sub>SB2</sub> (µA		
		Min	Тур [2]	Max		Тур [2]	Max	Тур [2]	Мах	Тур [2]	Max
CY62128ELL	Industrial / Automotive-A	4.5	5.0	5.5	45 <sup>[3]</sup>	1.3	2	11	16	1	4
CY62128ELL	Automotive-E	4.5	5.0	5.5	55	1.3	4	11	35	1	30

Notes

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 3. When used with a 100 pF capacitive load and resistive loads as shown on page 4, access times of 55 ns ( $t_{AA}$ ,  $t_{ACE}$ ) and 25 ns ( $t_{DOE}$ ) are guaranteed.



#### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage to ground potential0.5 V to 6.0 V (V <sub>CC(max)</sub> + 0.5 V)
DC voltage applied to outputs in High Z State $^{[4, 5]}$ 0.5 V to 6.0 V (V <sub>CC(max)</sub> + 0.5 V)
DC input voltage <sup>[4, 5]</sup> 0.5 V to 6.0 V (V <sub>CC(max)</sub> + 0.5 V)

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62128ELL	Industrial / Automotive-A	–40 °C to +85 °C	4.5 V to 5.5 V
	Automotive-E	–40 °C to +125 °C	

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions		45 ns (Industrial/ Automotive-A)			55 ns (Automotive-E)			Unit
					<b>Typ</b> <sup>[7]</sup>	Max	Min	<b>Typ</b> <sup>[7]</sup>	Max	
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = –1 mA	2.4	-	-	2.4	-	-	V
		V <sub>CC</sub> = 5.5 V	I <sub>OH</sub> = -0.1 mA	_	-	3.4 <sup>[8]</sup>	-	-	3.4 <sup>[8]</sup>	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 2.1 mA	<sub>OL</sub> = 2.1 mA		-	0.4	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		2.2	-	V <sub>CC</sub> + 0.5	2.2	-	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		-0.5	-	0.8	-0.5	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	-4	-	+4	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ ,	Output Disabled	-1	-	+1	-4	-	+4	μA
I <sub>CC</sub>		$f = f_{max} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CC(max)</sub> I <sub>OUT</sub> = 0 mA	-	11	16	_	11	35	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	1.3	2	-	1.3	4	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down Current—CMOS inputs	$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2}{V_{IN} \ge V_{CC} - 0.2}$ f = 0, V <sub>CC</sub> = V <sub>CC</sub>	√ or V <sub>IN</sub> <u>&lt;</u> 0.2 V,	_	1	4	-	1	30	μΑ

Notes

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IL(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>H</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 <u>V</u>, please refer to Application Note AN6081 for technical details and options you may consider.
   Only chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter <sup>[10]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### **Thermal Resistance**

Parameter [10]	Description	Test Conditions	32-pin SOIC Package	32-pin STSOP Package	32-pin TSOP Package	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit		32.56	33.01	°C/W
00	Thermal resistance (junction to case)	board	25.86	3.59	3.42	°C/W

# AC Test Loads and Waveforms





Parameters	Value	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V

**Note** 10. Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions		Min	Тур [11]	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention			2	-	-	V
I <sub>CCDR</sub> <sup>[12]</sup>	Data retention current	$\frac{V_{CC}}{CE_1} = V_{DR},$ CE <sub>1</sub> $\ge V_{CC} - 0.2 \text{ V or}$	Industrial / Automotive-A	_	-	4	μA
		$CE_2 \le 0.2$ V, V <sub>IN</sub> $\ge$ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> $\le 0.2$ V	Automotive-E	-	-	30	μA
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time			0	-	-	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time		CY62128ELL-45	45	-	_	ns
			CY62128ELL-55	55	—	-	

#### **Data Retention Waveform**

#### Figure 5. Data Retention Waveform <sup>[15]</sup>



#### Notes

- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 12. Only chip enables ( $\overline{CE}_1$  and  $\overline{CE}_2$ ) must be at CMOS level to meet the  $I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 13. Tested initially and after any design or process changes that may affect these parameters. 14. <u>Full</u> device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} > 100 \ \mu$ s or <u>stable</u> at  $V_{CC(min)} > 100 \ \mu$ s. 15. CE is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is HIGH.



# **Switching Characteristics**

Over the Operating Range


Parameter <sup>[16]</sup>	Description	45 ns (In Autom	dustrial / otive-A)	55 ns (Automotive-E)		Unit
		Min	Max	Min	Max	
Read Cycle						
t <sub>RC</sub>	Read cycle time	45	-	55	-	ns
t <sub>AA</sub>	Address to data valid	-	45	-	55	ns
t <sub>OHA</sub>	Data hold from address change	10	-	10	-	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	45	-	55	ns
t <sub>DOE</sub>	OE LOW to data valid	-	22	-	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[17]</sup>	5	-	5	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[17, 18]</sup>	-	18	_	20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[17]</sup>	10	-	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[17, 18]</sup>	_	18	-	20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	-	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to power-down	-	45	-	55	ns
Write Cycle [19	, 20]					
t <sub>WC</sub>	Write cycle time	45	-	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	-	40	_	ns
t <sub>AW</sub>	Address setup to write end	35	-	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	-	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	-	40	-	ns
t <sub>SD</sub>	Data setup to write end	25	-	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[17, 18]</sup>	-	18	-	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[17]</sup>	10	-	10	-	ns

Notes

16. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified lo<sub>L</sub>/l<sub>OH</sub> as shown in the Figure 4 on page 6.
17. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
18. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
19. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
20. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



#### **Switching Waveforms**



Notes


21. <u>The</u> device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

23. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH. 24.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>22.</sup> WE is HIGH for read cycle.



#### Switching Waveforms (continued)



Notes

**Notes** 25. CE is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $\underline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH. 26. The internal Write time of the memory is defined by the overlap of WE,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INA<u>CT</u>IVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 27. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 28. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state. 29. During this period, the I/Os are in output state and input signals must not be applied.



#### Switching Waveforms (continued)





Figure 9. Write Cycle No. 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled) <sup>[30, 31, 32, 33]</sup>





Notes

 30. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.
 31. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 32. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 33. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state. 34. The minimum write cycle pulse width should be equal to sum of t<sub>SD</sub> and t<sub>HZWE</sub>. 35. During this period, the I/Os are in output state and input signals must not be applied.



### Truth Table

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[36]</sup>	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[36]</sup>	L	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

Note 36. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128ELL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128ELL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	
	CY62128ELL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128ELL-45SXA	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-A
	CY62128ELL-45ZXA	51-85056	32-pin TSOP Type I (Pb-free)	
55	CY62128ELL-55SXE	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-E
	CY62128ELL-55ZAXE	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**





### **Package Diagrams**


Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45 Package Outline, 51-85081




51-85081 \*E



# Package Diagrams (continued)







51-85094 \*G



#### Package Diagrams (continued)





51-85056 \*G






# Acronyms

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
SOIC	Small Outline Integrated Circuit		
STSOP	Small Thin Small Outline Package		
TSOP	Thin Small Outline Package		
WE	Write Enable		

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt





# **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	203120	See ECN	AJU	New data sheet
*A	299472	See ECN	SYT	Converted from Advance Information to Preliminary Changed $t_{OHA}$ from 6 ns to 10 ns for both 35 ns and 45 ns, respectively Changed $t_{DOE}$ from 15 ns to 18 ns for 35 ns speed bin Changed $t_{HZOE}$ , $t_{HZWE}$ from 12 and 15 ns to 15 and 18 ns for the 35 and 45 n speed bins, respectively Changed $t_{HZCE}$ from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed $t_{SCE}$ from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns speed bins, respectively Changed $t_{SD}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed $t_{SD}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed to the 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed to $t_{SD}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed to $t_{SD}$ from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Added Pb-free package information Added footnote #9 Changed operating range for SOIC package from Commercial to Industrial Modified signal transition time from 5 ns to 3 ns in footnote #11 Changed max of I <sub>SB1</sub> , I <sub>SB2</sub> and I <sub>CCDR</sub> from 1.0 $\mu$ A to 1.5 $\mu$ A
*B	461631	See ECN	NXR	Converted from Preliminary to Final Included Automotive Range and 55 ns speed bin Removed 35 ns speed bin Removed "L" version of CY62128E Removed Reverse TSOP I package from Product offering Changed I <sub>CC (Typ)</sub> from 8 mA to 11 mA and I <sub>CC (max)</sub> from 12 mA to 16 mA for $f = f_{max}$ Changed I <sub>CC (max)</sub> from 1.5 mA to 2.0 mA for $f = 1$ MHz Removed I <sub>SB1</sub> DC Specs from Electrical characteristics table Changed I <sub>SB2 (max)</sub> from 1.5 µA to 4 µA Changed I <sub>SB2 (Typ)</sub> from 0.5 µA to 1 µA Changed I <sub>CCDR (max)</sub> from 1.5 µA to 4 µA Changed the AC Test load Capacitance value from 100 pF to 30 pF Changed t <sub>LZOE</sub> from 3 to 5 ns Changed t <sub>LZCE</sub> from 6 to 10 ns Changed t <sub>RZCE</sub> from 30 to 35 ns Changed t <sub>SD</sub> from 22 to 25 ns Changed t <sub>LZWE</sub> from 6 to 10 ns Updated the Ordering Information Table
*C	464721	See ECN	NXR	Updated the Block Diagram on page # 1
*D	563144	See ECN	AJU	Added footnote 4 on page 2
*E	1024520	See ECN	VKN	Added Automotive-A information Converted Automotive-E specs to final Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Updated Ordering Information table
*F	2548575	08/05/08	NXR	Corrected typo error in Ordering Information table
*G	2934396	06/03/10	VKN	Added footnote #22 related to chip enable Updated package diagrams Updated template
*H	3113780	12/17/2010	PRAS	Updated Logic Block Diagram. Added Ordering Code Definitions.



# Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*	3223635	04/12/2011	RAME	Updated as per new template Removed V30 value from Ordering Code Definition. Added Acronyms and Units of Measure table Updated Package diagram 51-85056 from *E to *F and 51-85094 *E to *F
*J	3292276	06/24/2011	RAME	Updated Data Retention Characteristics (Changed the conditions and minimum value of t <sub>R</sub> parameter). Updated in new template.
*К	4018425	06/03/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " $V_{CC} = 5.5 \text{ V}$ , $I_{OH} = -0.1 \text{ mA}$ " for $V_{OH}$ parameter and added maximum value corresponding to that Test Condition. Added Note 8 and referred the same note in maximum value for $V_{OH}$ parameter corresponding to Test Condition " $V_{CC} = 5.5 \text{ V}$ , $I_{OH} = -0.1 \text{ mA}$ ". Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E. Completing Sunset Review.
*L	4410948	06/17/2014	VINI	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 34 and referred the same note in Figure 10. Updated Package Diagrams: spec 51-85094 – Changed revision from *F to *G. spec 51-85056 – Changed revision from *F to *G. Updated in new template. Completing Sunset Review.
*M	4478332	08/19/2014	BMAH	Updated Truth Table: Fixed typo (Replaced WE with $\overline{WE}$ and $OE$ with $\overline{OE}$ in the header row).



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

# PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05485 Rev. \*M

Revised August 19, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.



# Authorized Distribution Brand :



# Website :

Welcome to visit www.ameya360.com

# Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
  - Direct +86 (21) 6401-6692
  - Email amall@ameya360.com
  - QQ 800077892
  - Skype ameyasales1 ameyasales2

# > Customer Service :

Email service@ameya360.com

# > Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com