# FLEXMOS™ Hex Low-side MOSFET Pre-driver

The NCV7518 programmable six channel low-side MOSFET pre-driver is one of a family of FLEXMOS automotive grade products for driving logic-level MOSFETs. The product is controllable by a combination of serial SPI and parallel inputs. The device offers 3.3 V/5 V compatible inputs and the serial output driver can be powered from either 3.3 V or 5 V. An internal power-on reset provides controlled power up. A reset input allows external re-initialization and an enable input allows all outputs and diagnostics to be simultaneously disabled.

Each channel independently monitors its external MOSFET's drain voltage for fault conditions. Shorted load fault detection thresholds are fully programmable using an externally programmed reference voltage and a combination of discrete internal ratio values. The ratio values are SPI selectable and allow different detection thresholds for each channel.

Fault recovery operation for each channel is programmable and may be selected for latch-off or automatic retry. Status information for each channel is 3-bit encoded by fault type and is available through SPI communication.

The FLEXMOS family of products offers application scalability through choice of external MOSFETs.

#### **Features**

- 16-bit SPI with Parity and Frame Error Detection
- 3.3 V/5 V Compatible Parallel and Serial Control Inputs
- 3.3 V/5 V Compatible Serial Output Driver
- Reset and Enable Inputs
- Open-drain Fault Flag
- Priority Encoded Diagnostics with Latched Unique Fault Type Data
  - Shorted Load, Short to GND
  - Open Load with Fast Charge Option
  - On and Off State Pulsed Mode Diagnostics
- Ratiometric Diagnostic References and Currents
- Programmable
  - Shorted Load Fault Detection Thresholds
  - Fault Recovery Mode
  - Blanking Timers
- Wettable Flanks Pb-Free Packaging
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This is a Pb-Free Device

#### **Benefits**

Scalable to Load by Choice of External MOSFET



#### ON Semiconductor®

http://onsemi.com



QFN32 MW SUFFIX CASE 485CZ

#### MARKING DIAGRAM



A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

= Pb-Free Package

(\*Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV7518MWTXG	QFN32 (Pb-Free)	5,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





Figure 1. Block Diagram



\* Optional R  $_{\mbox{\scriptsize DX}}$  - See Application Guidelines

Figure 2. Application Diagram

#### PACKAGE PIN DESCRIPTION 32 PIN QFN EXPOSED PAD PACKAGE

Label	Description
FLTREF	Analog Fault Detect Threshold: 5 V Compliant
DRN0 - DRN5	Analog Drain Feedback
GAT0 – GAT5	Analog Gate Drive: 5 V Compliant
RSTB	Digital Master Reset Input: 3.3 V/5 V (TTL) Compatible
ENB	Digital Master Enable Input: 3.3 V/5 V (TTL) Compatible
INO – IN5	Digital Parallel Input: 3.3 V/5 V (TTL) Compatible
CSB	Digital Chip Select Input: 3.3 V/5 V (TTL) Compatible
SCLK	Digital Shift Clock Input: 3.3 V/5 V (TTL) Compatible
SI	Digital Serial Data Input: 3.3 V/5 V (TTL) Compatible
SO	Digital Serial Data Output: 3.3 V/5 V Compliant
FLTB	Digital Open-Drain Output: 3.3 V/5 V Compliant
VLOAD	Power Supply - Diagnostic References and Currents
VCC1	Power Supply – Low Power Path
GND	Power Return – Low Power Path – Device Substrate
VCC2	Power Supply – Gate Drivers
VDD	Power Supply - Serial Output Driver
VSS	Power Return – VLOAD, VCC2, VDD
EP	Exposed Pad – Connected to GND – Device Substrate




Figure 3. 32 Pin QFN Exposed Pad Pinout (Top View)

#### **MAXIMUM RATINGS** (Voltages are with respect to device substrate.)

Rating	Value	Unit
DC Supply – V <sub>LOAD</sub>	-0.3 to 40	V
DC Supply – V <sub>CC1</sub> , V <sub>CC2</sub> , V <sub>DD</sub>	-0.3 to 5.8	V
Difference Between V <sub>CC1</sub> and V <sub>CC2</sub>	±0.3	V
Difference Between GND (Substrate) and V <sub>SS</sub>	±0.3	V
Drain Input Clamp Forward Voltage Transient (≤2 ms, ≤1% duty)	78	V
Drain Input Clamp Forward Current Transient (≤2 ms, ≤1% duty)	10	mA
Drain Input Clamp Energy Repetitive (≤2 ms, ≤1% duty)	1.56	mJ
Drain Input Clamp Reverse Current V <sub>DRNX</sub> ≥ -1.0 V	-50	mA
Input Voltage (Any Input Other Than Drain)	-0.3 to 5.8	V
Output Voltage (Any Output)	-0.3 to 5.8	V
Junction Temperature, T <sub>J</sub>	-40 to 150	°C
Storage Temperature, T <sub>STG</sub>	-65 to 150	°C
Peak Reflow Soldering Temperature: Lead-free 60 to 150 seconds at 217°C (Note 1)	260 peak	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **ATTRIBUTES**

Characteristic		Value
ESD Capability Human Body Model per AEC-Q100-002  Machine Model per AEC-Q100-003	Drain Feedback Pins (Note 3) All Other Pins	≥ ±4.0 kV ≥ ±2.0 kV ≥ ±200 V
Moisture Sensitivity	(Note 2)	MSL3
Package Thermal Resistance – Still-air Junction-to-Ambient, $R\theta_{JA}$ Junction-to-Exposed Pad, $R\Psi_{JPAD}$	(Note 4) (Note 5)	95°C/W 46°C/W 3.2°C/W

- 2. See or download ON Semiconductor's Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
- With GND & V<sub>SS</sub> pins tied together path between drain feedback pins and GND, or between drain feedback pins.
   Based on JESD51–3, 1.2 mm thick FR4, 2S0P PCB, 2 oz. signal, 20 thermal vias to 400 mm² spreader on bottom layer.
   Based on JESD51–7, 1.2 mm thick FR4, 1S2P PCB, 2 oz. signal, 20 thermal vias to 80 x 80 mm 1 oz. internal spreader planes.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	MIN	MAX	Unit
V <sub>LOAD</sub>	Diagnostic References and Currents Power Supply Voltage	7.5	18.0	V
V <sub>DRNX</sub>	Drain Input Feedback Voltage	-0.3	60	V
V <sub>CC1</sub>	Main Power Supply Voltage	4.75	5.25	V
V <sub>CC2</sub>	Gate Drivers Power Supply Voltage	V <sub>CC1</sub> - 0.3	V <sub>CC1</sub> + 0.3	V
$V_{DD}$	Serial Output Driver Power Supply Voltage	3.0	V <sub>CC1</sub>	V
V <sub>FLTREF</sub>	Fault Detect Threshold Reference Voltage	0.35	2.75	V
V <sub>IN</sub> High	Logic High Input Voltage	2.0	V <sub>CC1</sub>	V
V <sub>IN</sub> Low	Logic Low Input Voltage	0	0.8	V
T <sub>A</sub>	Ambient Still-air Operating Temperature	-40	125	°C
t <sub>RESET</sub>	Startup Delay at Power-on Reset (POR) (Note 6)	500	_	μs

<sup>6.</sup> Minimum wait time until device is ready to accept serial input data.

<sup>1.</sup> See or download ON Semiconductor's Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PARAMETRIC TABLES**

#### **ELECTRICAL CHARACTERISTICS**

 $(4.75~V \leq V_{CCX} \leq 5.25~V,~V_{DD} = V_{CCX},~4.5~V \leq V_{LOAD} \leq 18~V,~RSTB = V_{CCX},~ENB = 0,~-40^{\circ}C \leq T_{J} \leq 150^{\circ}C,~unless~otherwise~specified.)$ (Note 7)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
V <sub>CC1</sub> SUPPLY			•	•		•
Operating Current –	I <sub>CC1A</sub>	RSTB = 0	_	2.80	5.0	mA
V <sub>CC1</sub> = 5.25 V, V <sub>FLTREF</sub> = 2.75 V	I <sub>CC1B</sub>	ENB = 0, RSTB = V <sub>CC1</sub> , V <sub>DRNX</sub> =0 V, GAT <sub>X</sub> Drivers Off	-	3.10	5.0	mA
	I <sub>CC1C</sub>	ENB = 0, RSTB = V <sub>CC1</sub> , GAT <sub>X</sub> Drivers On	-	2.80	5.0	mA
Power-On Reset Threshold	POR	V <sub>CC1</sub> Rising	3.65	4.125	4.60	V
Power-On Reset Hysteresis	PORH		0.150	0.385	-	V
V <sub>CC2</sub> SUPPLY						
Operating Current	I <sub>CC2</sub>	$V_{CC2}$ = 5.25 V, ENB = 0, RSTB = $V_{CC1}$ = 5.25 V $V_{DRNX}$ = 0 V, GAT <sub>X</sub> Drivers Off	_	2.80	5.0	mA
V <sub>DD</sub> SUPPLY						
Standby Current	I <sub>DD1</sub>	V <sub>DD</sub> = 5.25V, ENB = 0, RSTB = V <sub>CC1</sub> = 5.25 V SO = Z	_	25.0	34.0	μΑ
Operating Current	I <sub>DD2</sub>	V <sub>DD</sub> = 5.25V, ENB = 0, RSTB = V <sub>CC1</sub> = 5.25 V SO = H or L	_	625	850	μΑ
V <sub>LOAD</sub> SUPPLY						
Standby Current	$V_{LDSBY}$	$V_{LOAD}$ = 13.2 V, 0 ≤ $V_{CC1}$ ≤ 5.25, ENB = RSTB = $V_{CC1}$ , $T_A$ ≤ 85°C	-	_	5.0	μΑ
Operating Current	V <sub>LDOP</sub>	V <sub>LOAD</sub> = 18 V, ENB = 0, RSTB = V <sub>CC1</sub> , V <sub>DRNX</sub> = 0 V	_	11	15	mA
DIGITAL I/O						
V <sub>IN</sub> High	$V_{IHX}$	RSTB, ENB, IN <sub>X</sub> , SI, SCLK, CSB	2.0	-	_	V
V <sub>IN</sub> Low	$V_{ILX}$	RSTB, ENB, IN <sub>X</sub> , SI, SCLK, CSB	-	-	0.8	V
V <sub>IN</sub> Hysteresis	IN <sub>HY</sub>	RSTB, ENB, IN <sub>X</sub> , SI, SCLK, CSB	100	330	500	mV
Input Pullup Resistance	R <sub>PUX</sub>	ENB, CSB, V <sub>IN</sub> = 0 V	50	125	200	kΩ
Input Pulldown Resistance	R <sub>PDX</sub>	RSTB, IN <sub>X</sub> , SI, SCLK, V <sub>IN</sub> = V <sub>CC1</sub>	50	125	200	kΩ
SO Low Voltage	V <sub>SOL</sub>	V <sub>DD</sub> = 3.0 V, I <sub>SINK</sub> = 2 mA	-	-	0.4	V
SO High Voltage	V <sub>SOH</sub>	V <sub>DD</sub> = 3.0 V , I <sub>SOURCE</sub> = 2 mA	V <sub>DD</sub> – 0.6	_	-	V
SO Output Resistance	R <sub>SO</sub>	Output High or Low	_	25	_	Ω
SO Tri-State Leakage Current	SO <sub>LKG</sub>	CSB = 3.0 V	-5.0	-	5.0	μΑ
FLTB Low Voltage	V <sub>FLTB</sub>	FLTB Active, I <sub>FLTB</sub> = 1.25 mA	-	-	0.4	V
FLTB Leakage Current	I <sub>FLTLKG</sub>	V <sub>FLTB</sub> = V <sub>CC1</sub>	-	_	10	μΑ
FAULT DETECTION – GATX ON						
FLTREF Input Current	I <sub>FLTREF</sub>	0 V ≤ V <sub>FLTREF</sub> ≤ 2.75 V	-1.0	-	1.0	μΑ
FLTREF Input Linear Range	V <sub>REFLIN</sub>	(Note 8)	0.35	-	2.75	٧
FLTREF Op-amp V <sub>CC1</sub> PSRR	PSRR	(Note 8)	30	-	_	dB

Min/Max values are valid for the temperature range −40°C ≤ T<sub>J</sub> ≤ 150°C unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.
 Guaranteed by design.

#### **ELECTRICAL CHARACTERISTICS** (continued)

 $(4.75 \text{ V} \le \text{V}_{CCX} \le 5.25 \text{ V}, \text{V}_{DD} = \text{V}_{CCX}, \text{ 4.5 V} \le \text{V}_{LOAD} \le 18 \text{ V}, \text{RSTB} = \text{V}_{CCX}, \text{ENB} = 0, -40^{\circ}\text{C} \le \text{T}_{J} \le 150^{\circ}\text{C}, \text{ unless otherwise specified.})$  (Note 7)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
FAULT DETECTION - GATX ON						
DRN <sub>X</sub> Shorted Load Threshold	V <sub>25</sub>	Register R2.C[11:9] = 000 (DEFAULT)	20	25	30	%
\/ 0.35\/	V <sub>40</sub>	Register R2.C[11:9] = 001	35	40	45	V <sub>FLTREF</sub>
V <sub>FLTREF</sub> = 0.35V	V <sub>50</sub>	Register R2.C[11:9] = 010	45	50	55	1
	V <sub>60</sub>	Register R2.C[11:9] = 011	55	60	65	1
	V <sub>70</sub>	Register R2.C[11:9] = 100	65	70	75	1
	V <sub>80</sub>	Register R2.C[11:9] = 101	75	80	85	1
	V <sub>90</sub>	Register R2.C[11:9] = 110	85	90	95	1
	V <sub>100</sub>	Register R2.C[11:9] = 111	95	100	105	1
DRN <sub>X</sub> Input Leakage Current	ID <sub>LKG</sub>	$0 \text{ V} \le \text{V}_{\text{CC1}} = \text{V}_{\text{CC2}} = \text{V}_{\text{DD}} \le 5.25 \text{ V},$ RSTB = 0 V, V <sub>DRNX</sub> = 32 V $\text{T}_{\text{A}} \le 25^{\circ}\text{C}$	-5.0 -1.0	- -	5.0 1.0	μΑ
DRN <sub>X</sub> Clamp Voltage	$V_{CL}$	I <sub>DRNX</sub> = I <sub>CL(MAX)</sub> =10 mA; Transient (≤2 ms, ≤1% Duty)	60	-	78	V
Fault Detection - GATX OFF (7.5	5 V ≤ V <sub>LOAD</sub> :	≤ 18 V, Register R3.D[11:0] = 1)				
DRN <sub>X</sub> Diagnostic Current	I <sub>SG</sub>	Short to GND Detection, V <sub>DRNX</sub> = 43%V <sub>LOAD</sub>	- 81	-60	- 39	μ <b>A</b> / <b>V</b>
<ul> <li>Proportional to V<sub>LOAD</sub></li> </ul>	I <sub>OL</sub>	Open Load Detection, V <sub>DRNX</sub> = 61%V <sub>LOAD</sub>	2.73	4.20	5.67	μ <b>Α</b> / V
	I <sub>CHG</sub>	Transient Fast Charge Current, 0 < V <sub>DRNX</sub> < V <sub>CTR</sub> , t < t <sub>BL(OFF)</sub>	-270	-200	-130	μ <b>A</b> / V
Diagnostic Current Limit Point	$V_{LIM}$	Current Clamped and No Longer Proportional to V <sub>LOAD</sub>	20	-	-	V
DRN <sub>X</sub> Fault Threshold Voltage	$V_{SG}$	Short to GND Detection	39.56	43	46.44	%V <sub>LOAD</sub>
	$V_{OL}$	Open Load Detection	56.12	61	65.88	%V <sub>LOAD</sub>
DRN <sub>X</sub> Off State Bias Voltage	V <sub>CTR</sub>		46.92	51	55.08	%V <sub>LOAD</sub>
VLOAD Undervoltage Threshold	$V_{LDUV}$	VLOAD Decreasing	4.1	6.3	7.5	V
FAULT TIMERS						
Channel Fault Blanking Timers (Figure 6)	t <sub>BL(ON)</sub>	V <sub>DRNX</sub> = V <sub>LOAD</sub> ; IN <sub>X</sub> rising to FLTB Falling Register R2.C[6:5] = 00	4.8	6	7.2	μs
		Register R2.C[6:5] = 01	9.6	12	14.4	1
		Register R2.C[6:5] = 10 (DEFAULT)	19.2	24	28.8	1
		Register R2.C[6:5] = 11	28.8	48	57.6	1
	t <sub>BL(OFF)</sub>	V <sub>DRNX</sub> = 0V; IN <sub>X</sub> falling to FLTB Falling Register R2.C[8:7] = 00	44	55	66	μs
		Register R2.C[8:7] = 01	65	81	97	1
		Register R2.C[8:7] = 10 (DEFAULT)	130	162	195	1
		Register R2.C[8:7] = 11	260	325	390	1
Channel Fault Filter Timer (Figure 7)	t <sub>FF(ON)</sub>		2.0 44	3.0 55	4.0 66	μs
Global Fault Retry Timer (Figure 8)	t <sub>FR</sub>	Register R0.M[5:0] = 1	6	8	10	ms
Timer Clock	f <sub>CLK</sub>	RSTB = V <sub>CC1</sub>	-	4.0	_	MHz

<sup>7.</sup> Min/Max values are valid for the temperature range  $-40^{\circ}C \le T_{J} \le 150^{\circ}C$  unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.

8. Guaranteed by design.

#### **ELECTRICAL CHARACTERISTICS** (continued)

 $(4.75 \text{ V} \le \text{V}_{CCX} \le 5.25 \text{ V}, \text{V}_{DD} = \text{V}_{CCX}, 4.5 \text{ V} \le \text{V}_{LOAD} \le 18 \text{ V}, \text{RSTB} = \text{V}_{CCX}, \text{ENB} = 0, -40 ^{\circ}\text{C} \le \text{T}_{J} \le 150 ^{\circ}\text{C}, \text{ unless otherwise specified.})$  (Note 7)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
GATE DRIVER OUTPUTS	•			-		
GAT <sub>X</sub> Output Resistance	R <sub>GATX</sub>	Output High or Low	200	350	500	Ω
GAT <sub>X</sub> High Output Current	I <sub>GSRC</sub>	V <sub>GATX</sub> = 0 V	-26.25	-	-9.5	mA
GAT <sub>X</sub> Low Output Current	I <sub>GSNK</sub>	V <sub>GATX</sub> = V <sub>CC2</sub>	9.5	_	26.25	mA
Turn On Branching Dalay		IN <sub>X</sub> to GATx (Figure 4)			4.0	
Turn-On Propagation Delay	t <sub>P(ON)</sub>	CSB to GAT <sub>X</sub> (Figure 5)	-	_	1.0	μS
Turn Off Dress seeking Delevi		IN <sub>X</sub> to GAT <sub>X</sub> (Figure 4)			4.0	
Turn-Off Propagation Delay	t <sub>P(OFF)</sub>	CSB to GAT <sub>X</sub> (Figure 5)	-	_	1.0	μS
Output Rise Time	t <sub>R</sub>	20% to 80% of V <sub>CC2</sub> , C <sub>LOAD</sub> = 400 pF (Figure 4, Note 8)	_	-	277	ns
Output Fall Time	t <sub>F</sub>	80% to 20% of V <sub>CC2</sub> , C <sub>LOAD</sub> = 400 pF (Figure 4, Note 8)	-	-	277	ns
SERIAL PERIPHERAL INTERF	ACE (Figure 9	) $V_{CCX} = 5.0 \text{ V}$ , $V_{DD} = 3.3 \text{ V}$ , $F_{SCLK} = 4.0 \text{ MHz}$ , $C_{LO}$	<sub>AD</sub> = 200 p	F		
CO Complex Veltage		3.3 V Interface	3.0	3.3	3.6	٧
SO Supply Voltage	$V_{DD}$	5 V Interface	4.5	5.0	5.5	٧
SCLK Clock Period	tsclk		-	250	-	ns
Maximum Input Capacitance	C <sub>INX</sub>	SI, SCLK (Note 8)	-	_	12	pF
SCLK High Time	<sup>t</sup> CLKH	SCLK = 2.0 V to 2.0 V	125	-	-	ns
SCLK Low Time	t <sub>CLKL</sub>	SCLK = 0.8 V to 0.8 V	125	-	-	ns
SI Setup Time	t <sub>SISU</sub>	SI = 0.8 V/2.0 V to SCLK = 2.0 V (Note 8)	25	-	-	ns
SI Hold Time	t <sub>SIHD</sub>	SCLK = 2.0 V to SI = 0.8 V/2.0 V (Note 8)	25	-	-	ns
SO Rise Time	t <sub>SOR</sub>	(20% V <sub>SO</sub> to 80% V <sub>DD</sub> ) C <sub>LOAD</sub> = 200 pF (Note 8)	-	25	50	ns
SO Fall Time	t <sub>SOF</sub>	$(80\% \text{ V}_{SO} \text{ to } 20\% \text{ V}_{DD}) \text{ C}_{LOAD} = 200 \text{ pF (Note 8)}$	-	-	50	ns
CSB Setup Time	t <sub>CSBSU</sub>	CSB = 0.8 V to SCLK = 2.0 V (Note 8)	60	-	-	ns
CSB Hold Time	t <sub>CSBHD</sub>	SCLK = 0.8 V to CSB = 2.0 V (Note 8)	75	-	-	ns
CSB to SO Time	t <sub>CS-SO</sub>	CSB = 0.8 V to SO Data Valid (Note 8)	-	65	125	ns
SO Delay Time	SO <sub>DLY</sub>	SCLK = 0.8 V to SO Data Valid (Note 8)	-	65	125	ns
Transfer Delay Time	CS <sub>DLY</sub>	CSB Rising Edge to Next Falling Edge (Note 8)	1.6	_	-	μs

<sup>7.</sup> Min/Max values are valid for the temperature range  $-40^{\circ}C \le T_{J} \le 150^{\circ}C$  unless noted otherwise. Min/Max values are guaranteed by test, design or statistical correlation.

<sup>8.</sup> Guaranteed by design.





Figure 4. Gate Driver Timing Diagram - Parallel Input






Figure 5. Gate Driver Timing Diagram – Serial Input

Figure 6. Blanking Timing Diagram




Figure 7. Filter Timing Diagram





Figure 8. Fault Retry Timing Diagram



Note: Not defined but usually MSB of data just received.

Figure 9. SPI Timing Diagram

#### **DETAILED OPERATING DESCRIPTION**

#### General

The NCV7518 is a six channel general-purpose low-side pre-driver for controlling and protecting N-type logic level MOSFETs. Programmable fault detection and protection modes allow the device to accommodate a wide range of external MOSFETs and loads, providing flexible application solutions. Separate power supply pins are provided for low and high current paths to improve analog accuracy and digital signal integrity.

#### Power Up/Down Control

An internal Power-On Reset (POR) monitors  $V_{\rm CC1}$  and causes all  ${\rm GAT}_{\rm X}$  outputs to be held low until sufficient voltage is available to allow proper control of the device. All internal registers are initialized to their defaults, status data is cleared, and the open-drain fault flag (FLTB) is disabled.

When  $V_{CC1}$  exceeds the POR threshold, the device is initialized and ready to accept input data. When  $V_{CC1}$  falls below the POR threshold during power down, FLTB is disabled and all  $GAT_X$  outputs are driven and held low until  $V_{CC1}$  falls below about 1.5 V.

#### **RSTB and ENB Inputs**

The active-low RSTB input with a resistive pull-down allows device reset by an external signal. When RSTB is brought low, all  $GAT_X$  outputs, the timer clock, the SPI, and the FLTB flag are disabled. All internal registers are initialized to their default states, status data is cleared, and the SPI and FLTB are enabled when RSTB goes high.

The active-low ENB input with resistive pull-up provides a global enable. ENB disables all  $GAT_X$  outputs and diagnostics, and resets the auto-retry timer when brought high. The SPI is enabled, fault data is not cleared and registers remain as programmed. Faulted outputs are re-enabled when ENB goes low.

#### **SPI Communication**

The NCV7518 is a 16-bit slave device. Communication between the host and the device may either be parallel via individual CSB addressing or daisy-chained through other devices using a compatible SPI protocol.

The active-low CSB chip select input has a pull-up resistor. The SI and SCLK inputs have pull-down resistors. The recommended idle state for SCLK is low. The tri-state SO line driver is powered via the  $V_{DD}$  and the  $V_{SS}$  pins, and can be supplied with either 3.3 V or 5 V.

The device employs odd parity, and frame error detection that requires integer multiples of 16 SCLK cycles during each CSB high-low-high cycle (valid communication frame.) A parity or frame error does not affect the FLTB flag.


The host initiates communication when a selected device's CSB pin goes low. Output data is simultaneously sent MSB first from the SO pin while input data is received MSB first at the SI pin under synchronous control of the master's SCLK signal while CSB is held low (Figure 10). Output data changes on the falling edge of SCLK and is guaranteed valid before the next rising edge of SCLK. Input data received must be valid before the rising edge of SCLK.

When CSB goes low, frame error detection is initialized, output data is transferred to the SPI, and the FLTB flag is disabled and reset if previously set.

If a valid frame has been received when CSB goes high, the last multiple of 16 bits received is decoded into command data, and FLTB is re-enabled. The FLTB flag will be set if a fault is detected.

If a frame or parity error is detected when CSB goes high, new command data is ignored, and previous fault data remains latched and available for retrieval during the next valid frame. The FLTB flag will be set if a fault (not a frame or parity error) is detected.

The interaction between CSB and FLTB facilitates fault polling. When multiple NCV7518 devices are configured for parallel SPI access with individual CSB addressing, the device reporting a fault can be identified by pulsing each CSB in turn.



Note: X=Don't Care, Z=Tri-State, UKN=Unknown Data

Figure 10. SPI Communication Frame Format

#### **Serial Data and Register Structure**

The 16-bit data received by the NCV7518 is decoded into a 3-bit address, a 12-bit data word, and an odd parity bit (Figure 11). The upper three bits, beginning with the received MSB, are fully decoded to address one of eight

registers. The valid register addresses are shown in Table 1. The input command structure is shown in Table 3. Each register is later described in detail.




Figure 11. SPI Data Format

**Table 1. VALID REGISTER ADDRESSES** 

Function	Туре	Alias	A2	<b>A</b> 1	A0
GATE & MODE SELECT	W	R0	0	0	0
DIAGNOSTIC PULSE	W	R1	0	0	1
DIAGNOSTIC CONFIG 1	W	R2	0	1	0
DIAGNOSTIC CONFIG 2	W	R3	0	1	1
STATUS CH2:0	R	R4	1	0	0
STATUS CH5:3	R	R5	1	0	1
REVISION INFO	R	R6	1	1	0
RESERVED	TEST	R7	1	1	1

The 16-bit data sent by the NCV7518 is an echo of the previously received 3-bit address with the remainder of the 12-bit data and parity bit formatted into one of four response types – an echo of the previously received input data, the

diagnostic status information, the device revision information, or a transmission error (Table 2). The first response frame sent after reset (via POR or RSTB) is the device revision information.

**Table 2. OUTPUT RESPONSE TYPES** 

						EC	HO RES	SPONSE							
A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
	DRESS ECHO						IN	IPUT DA	TA ECH	0					?
DIAGNOSTIC STATUS RESPONSE															
1	0	0	0	0	ENB	CH2	CH1	CH0	CH2	CH1	CH0	CH2	CH1	CH0	?
1	0	1	0	0	ENB	CH5	CH4	СНЗ	CH5	CH4	СНЗ	CH5	CH4	CH3	?
ST2 ST1 ST0															
					[	EVICE	REVISIO	N RESP	ONSE						
1	1	0	0	0	0	0	0	0	D5	D4	D3	D2	D1	D0	?
									DIE	REVISI	ON	MAS	K REVIS	SION	
					TRA	NSMISS	SION ER	ROR RE	SPONS	E					
1	1	1	0	1	0	1	0	1	0	1	0	1	0	D0	Р
					P	ARITY E	RROR							1	0
1	1	1	0	1	0	1	0	1	0	1	0	1	0	D0	Р
					F	RAME E	RROR							0	1

**Table 3. INPUT COMMAND STRUCTURE OVERVIEW** 

ALIAS	3-1	BIT ADI	OR				1:	2-BIT CC	MMAND	INPUT D	ATA					ODD PARITY
_	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
R0	0	0	0	M5	M4	МЗ	M2	M1	MO	G5	G4	G3	G2	G1	G0	?
G	ATE & N SELEC		-		DI	1 = AUTO EFAULT = I		:			DE	1 = GA <sup>-</sup> EFAULT :		F		
	40	٠,,	40	D44	D10	Do	Do	D7	D6	Dr	D4	D3	D2	D1	D0	P
R1	A2 0	A1 0	A0	D11 F5	D10	D9 F3	D8 F2	D7 F1	D6	D5 N5	N4	N3	N2	D1 N1		?
	DIAGNOS		'	гэ		IAGNOSTI			FU	СИ		AGNOST			N0	· ·
	PULS				1-0	DEFAU		.0L			1 - 01/	DEFAU		OLOL		
R2	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
112	0	1	0	C11	C10	C9	C8	C7	C6	C5	C4	СЗ	C2	C1	C0	?
	CONFIC			%VFLTREF TBLANK TBLANK NOT CHANNEL SELECT OFF ON USED SELECT												
	1 40	١,,	40	D44	D40	D9	Do	D7	D6	Dr	D4	D3	D2	D1	D0	D
R3	A2	A1	A0	D11	D10	D9	D8	CH	D6	D5	CH	CH	CH	CH	D0 CH	Р
	0	1	1	CH5	CH4	CH3	CH2	1	CH <sub>0</sub>	CH5	4	3	2	1	0	?
С	DIAGNOS CONFIC				1 = E	ENABLE FA DEFAULT =	ST CHARO DISABLE	ЭE				NABLE [ FAULT =				
							OPEN L	OAD DIA	GNOSTIC	ENABLE	E/DISABL	E				
	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
R4	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	?
STA	DIAGNOS ATUS CH	STIC H2:CH0	•					RETURN	RN ENB S CH2:CH	TATUS; E	D[9] = 0 = S; DEFAU	ENABLE LT D[8:0]	D = 1			
R5	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
110	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	?
	DIAGNOS ATUS CH							RETURN	RN ENB S CH5:CH	TATUS; E B STATUS	0[9] = 0 = 8; DEFAU	ENABLE LT D[8:0]	D = 1			
	l	1														_
R6	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	P
<u> </u>	1	1	0								Х	?				
	REVISION IFORMA			RETURN REVISION INFORMATION												
	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
R7	1	1	1	T11	T10	Т9	T8	T7	T6	T5	T4	T3	T2	T1	T0	?
	RESER\	/ED					-	RESERV	ED FOR T	EST MO	DE	1		1	1	

#### Gate & Mode Select - Register R0

Each  $GAT_X$  output is turned on/off serially by programming its respective  $G_X$  bit (Table 4). When parallel inputs  $IN_X = 0$ , setting  $R0.G_X = 1$  causes the selected  $GAT_X$  output to drive its external MOSFET's gate to  $V_{CC2}$  (ON). Setting  $R0.G_X = 0$  causes the selected  $GAT_X$  output to drive its external MOSFET's gate to  $V_{SS}$  (OFF.) Note that the actual state of the output depends on POR, RSTB, ENB and shorted load fault states (SHRT $_X$ ) as later defined by Equation 1. Default after reset is R0.D[11:0] = 0 (all channels latch-off mode, all outputs OFF.) R0 is an echo type response register.

The disable mode for shorted load (on-state) faults is controlled by each channel's respective  $M_X$  bit. Setting  $R0.M_X=0$  causes the selected  $GAT_X$  output to latch-off when a fault is detected. Setting  $R0.M_X=1$  causes the selected  $GAT_X$  output to auto-retry when a fault is detected.

Recovery from latch-off is performed for all channels by disabling then re-enabling the device via the ENB input. Recovery for selected channels is performed by reading the status registers (R4, R5) for the faulted channels then executing a diagnostic ON or OFF pulse for the desired channels.

When auto-retry is selected, input changes for turn-on time are ignored while the retry timer is active. Once active, the timer will run to completion of the programmed time. The output will follow the input at the end of the retry interval. The timer is reset when ENB = 1 or when the mode is changed to latch-off.

**Table 4. GATE & MODE SELECT REGISTER** 

RO	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
nu	0	0	0	M5	M4	МЗ	M2	M1	MO	G5	G4	G3	G2	G1	G0	?
	1 = AUTO RETRY DEFAULT = LATCH OFF									DE		Tx ON = ALL O	FF			

#### Diagnostic Pulse Select - Register R1

The NCV7518 has functionality to perform either on-state or off-state diagnostic pulses (Table 5) The function is provided for applications having loads normally in a continuous on or off state. The diagnostic pulse function is available for both latch-off and auto-retry modes. The pulse executes for the selected channel(s) on low-high transition on CSB. Default after reset is R1.D[11:0] = 0. R1 is an echo type response register.

Diagnostic pulses have priority and are not dependant on the input  $(IN_X, G_X)$  or the output  $(GAT_X)$  states. The pulse does not execute if: ENB = 1 (device is disabled); both an ON and OFF pulse is simultaneously requested for the same channel; an ON or OFF pulse is requested and a SCB (shorted load) diagnostic code is present for the selected channels; an ON or OFF pulse is requested while a pulse is currently executing in the selected channels (i.e. a blanking

timer is active); the selected channels are currently under auto-retry control (i.e. refresh timer is active).

When  $R1.F_X=1$ , the diagnostic OFF pulse command is executed. The open load diagnostic is turned on if disabled (see Diagnostic Config 2-R3), the output changes state for the programmed  $t_{BL(OFF)}$  blanking period, and the diagnostic status is latched if of higher priority than the previous status. ICHG current is turned on if enabled via R3. The output assumes the currently commanded state at the end of the pulse.

When  $R1.N_X=1$ , the diagnostic ON pulse command is executed. The output changes state for the programmed  $t_{\rm BL(ON)}$  blanking period, and the diagnostic status is latched if of higher priority than the previous status. The output assumes the currently commanded state at the end of the pulse. A flowchart for the diagnostic pulse is given in Figure 16.

**Table 5. DIAGNOSTIC PULSE SELECT REGISTER** 

D1	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
R1	0	0	1	F5	F4	F3	F2	F1	F0	N5	N4	N3	N2	N1	N0	?
					1 = DIA	GNOST DEFAL		PULSE			1 = DIA	GNOST DEFAU	TIC ON F JLT = 0	PULSE		

#### Diagnostic Config 1 - Register R2

The diagnostic Config 1 register programs the turn-on/off blanking time and shorted load fault detection references for each channel (Table 6) Bits R2.C[2:0] select which channels receive the configuration data (Table 7). Bits R2.C[8:5] select turn-on/off blanking time (Table 8). Bits R2.C[11:9]

select the fault reference (Table 9). Default after reset is indicated by "(DEF)" in the tables. R2 is an echo type response register.

If a blanking timer is currently running when the register is changed, the new value is accepted but will not take effect until the next activation of the timer.

**Table 6. DIAGNOSTIC CONFIG 1 REGISTER** 

R2	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
nz	0	1	0	C11	C10	C9	C8	C7	C6	C5	C4	СЗ	C2	C1	C0	?
					VFLTRE SELECT		TBL Of		TBL/ O		NC US			HANNE SELECT		

**Table 7. CHANNEL SELECT** 

C2	C1	Co	CHANNEL SELECT
0	0	0	NONE
0	0	1	CHANNEL 0
0	1	0	CHANNEL 1
0	1	1	CHANNEL 2
1	0	0	CHANNEL 3
1	0	1	CHANNEL 4
1	1	0	CHANNEL 5
1	1	1	ALL (DEF)

**Table 8. BLANKING TIME SELECT** 

C8	<b>C</b> 7	C6	C5	C4	СЗ	TBLANK OFF	TBLANK ON
				Х	Х		
		0	0				6 μs
		0	1				12 μs
		1	0				24 μs (DEF)
		1	1				48 μs
0	0					55 μs	
0	1					81 μs	
1	0					162 μs (DEF)	
1	1					325 μs	

**Table 9. FAULT REFERENCE SELECT** 

C11	C10	C9	%VFLTREF SELECT
0	0	0	25 (DEF)
0	0	1	40
0	1	0	50
0	1	1	60
1	0	0	70
1	0	1	80
1	1	0	90
1	1	1	100

#### Diagnostic Config 2 - Register R3

Off-state open load diagnostic currents for each channel can be enabled or disabled for LED loads. Short to GND diagnostic is unaffected. Fast charge current (ICHG) can be enabled or disabled for capacitive loads. Channels are selected by bit positions in the register (Table 10.) Open load

status (OLF) information is suppressed when the diagnostic is turned off via R3. Open load diagnostic and OLF status is temporarily enabled when a diagnostic off pulse is executed via R1. Default after reset is R3.D[11:6] = 0 and R3.D[5:0] = 1. R3 is an echo type response register.

**Table 10. DIAGNOSTIC CONFIG 2 REGISTER** 

R3	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р
no	0	1	1	CH5	CH4	CH3	CH2	CH1	CH <sub>0</sub>	CH5	CH4	СНЗ	CH2	CH1	CH0	?
	1 = ENABLE FAST CHARGE 1 = ENABLE DIAGNOSTIC DEFAULT = DISABLE DEFAULT = ENABLE															
OPEN LOAD DIAGNOSTIC ENABLE/DISABLE																

#### Diagnostic Status Registers - Register R4 & R5

Diagnostic status and ENB status information is returned when R4 or R5 is selected (Table 11) Diagnostic status information for each channel is 3-bit (ST2:0) priority encoded (Table 12). Bit D[9] returns the state of the ENB input e.g. D[9] = 0 when ENB = 0 (enabled). Default response after reset or SPI read is D[8:0] = 1 ("Diagnostic Not Complete").

**Table 11. DIAGNOSTIC STATUS REGISTERS** 

	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р	
R4	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	?	SI
	1	0	0	0	0	ENB	CH2	CH1	CH0	CH2	CH1	CH0	CH2	CH1	CH0	?	so
R5	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	?	SI
	1	0	1	0	0	ENB	CH5	CH4	СНЗ	CH5	CH4	СНЗ	CH5	CH4	СНЗ	?	so
								ST2			ST1			ST0			

**Table 12. DIAGNOSTIC STATUS ENCODING** 

ST2	ST1	ST0	STATUS	PRIORITY
0	0	0	INVALID	-
0	0	1	SCB - SHORT TO BATTERY	1 HIGHEST
0	1	0	SCG - SHORT TO GROUND	2
0	1	1	OLF - OPEN LOAD	3 (Note)
1	0	0	Diagnostic Complete – No Fault	4
1	0	1	No SCB Fault - ON State	5
1	1	0	No SCG/OLF Fault - OFF State	6
1	1	1	Diagnostic Not Complete (DEFAULT)	7 LOWEST

NOTE: OLF status report is suppressed when open load diagnostic is turned off via Diagnostic Config 2 – register R3

Status is latched for the currently higher priority fault and is not demoted if a fault of lower priority occurs. The status registers are reset to "Diagnostic Not Complete" after reading the registers, or by asserting a reset via RSTB. Status registers are not affected by ENB.

#### Revision Information - Register R6

Device revision information is returned when R6 is selected (Table 13). Output bits D[11:6] are hard coded to 0,

bits D[5:3] are hard coded with the die (silicon) revision, and bits D[2:0] are hard coded with the mask (interconnect) revision. The first response frame sent after reset is the device revision information. The revision encoding scheme is shown in Table 14.

Mask revision may be incremented when an interconnect revision is made. Die revision is incremented when a silicon revision is made. Mask revision is reset to "000" when a die revision is made.

**Table 13. DEVICE REVISION INFORMATION** 

	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р	
R6	1	1	0	Х	Х	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	?	SI
	1	1	0	0	0	0	0	0	0	D5	D4	D3	D2	D1	D0	?	so
								I	DIE RE	/	М	ASK RE	V				

**Table 14. DEVICE REVISION ENCODING** 

D5	D4	D3		D2	D1	D0	
	DIE		REV		MASK		REV
0	0	0	Α	0	0	0	0
0	0	1	В	0	0	1	1
0	1	0	С	0	1	0	2
0	1	1	D	0	1	1	3
1	0	0	E	1	0	0	4
1	0	1	F	1	0	1	5
1	1	0	G	1	1	0	6
1	1	1	Н	1	1	1	7

#### Reserved - Register R7

Register R7 is reserved for factory test use. Data sent to R7 is ignored. In normal operation, R7 is an echo type response

register. In the event of a transmission error, R7 responds with either a parity or frame error on the next valid frame.

**Table 15. TEST MODE REGISTER** 

	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Р	
	1	1	1	Х	X	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	?	SI
R7		ECHO			INPUT DATA ECHO											?	so
	PARITY ERR		RR	0	1	0	1	0	1	0	1	0	1	0	1	0	so
	FR	AME E	RR	0	1	0	1	0	1	0	1	0	1	0	0	1	so

#### **Gate Driver Control and Enable**

Each  $GAT_X$  output may be turned on by either its respective parallel  $IN_X$  input or the Gate & Mode Select register bits R0.G[5:0] via SPI communication. The device's RSTB reset and ENB enable inputs can be used to implement global control functions, such as system reset, over-voltage or input override by a watchdog controller.

The RSTB input has an internal pull-down resistor and the ENB input has an internal pull-up resistor. Each parallel input has an internal pull-down resistor. Parallel input is recommended when low frequency (≤ 10 kHz) PWM operation of the outputs is desired. Unused parallel inputs should be connected to GND.

When RSTB is brought low, all  $GAT_X$  outputs, the timer clock, the SPI, and the FLTB flag are disabled. All internal registers are initialized to their default states, status data is cleared, and the SPI and FLTB are enabled when RSTB goes high.

ENB disables all  $GAT_X$  outputs and diagnostics, and resets the auto-retry timer when brought high. The SPI is enabled, fault data is not cleared and registers remain as programmed. Faulted outputs are re-enabled when ENB goes low.

The  $\mathrm{IN}_X$  input state and the  $\mathrm{G}_X$  register bit data are logically combined with the internal (active low) power-on reset signal (POR), the RSTB and ENB input states, and the shorted load state (internal SHRT $_X$ ) to control the corresponding  $\mathrm{GAT}_X$  output such that:

$$GAT_x = POR \cdot RSTB \cdot ENB \cdot SHRT_x \cdot (IN_x + G_x)$$

The  $GAT_X$  state truth table is given in Table 16.

**Table 16. GATE DRIVER TRUTH TABLE** 

POR	RSTB	ENB	SHRTX	IN <sub>X</sub>	G <sub>X</sub>	GAT <sub>X</sub>
0	Х	Х	Х	Х	Х	L
1	0	Х	Х	Х	Х	L
1	1	1	Х	Х	Х	L
1	1	0	1	0	0	L
1	1	0	1	1	Х	Н
1	1	0	1	Х	1	Н
1	1	0	0	Х	Х	→L
1	1	0→1	Х	Х	G <sub>X</sub>	→L
1	1	1→0	→1	0	G <sub>X</sub>	$\rightarrow$ G $_X$
1	1→0	Х	Х	Х	→0	→L

#### **Gate Drivers**

The non-inverting  $GAT_X$  drivers are symmetrical resistive switches (350  $\Omega$  typ.) to the VCC2 and VSS voltages. While the outputs are designed to provide symmetrical gate drive to an external MOSFET, load current

switching symmetry is dependent on the characteristics of the external MOSFET and its load. Figure 12 shows the gate driver block diagram.




Figure 12. Gate Driver Channel

#### **Blanking and Filter Timers**

Blanking timers are used to allow drain feedback to stabilize after a channel is commanded to change states. Filter timers are used to suppress glitches while a channel is in a stable state.

A turn-on blanking timer is started when a channel is commanded on. Drain feedback is sampled after  $t_{\rm BL(ON)}$ . A turn-off blanking timer is started when a channel is commanded off. Drain feedback is sampled after  $t_{\rm BL(OFF)}$ .

A filter timer is started when a channel is in a stable state and a fault detection threshold associated with that state has been crossed. Drain feedback is sampled after  $t_{FF(ON|OFF)}$ . A filter timer may also be started while a blanking timer is active, so the blanking interval could be extended by the filter time.

Each channel has independent blanking and filter timers. The parameters for the  $t_{FF(ON|OFF)}$  filter timer are the same for all channels. The turn-on/off blanking time for each channel can be selected via the Diagnostic Config 1 register bits R2.C[8:5] (Tables 6 and 8).

If a blanking timer is currently running when the register is changed, the new value is accepted but will not take effect until the next activation of the timer.

Blanking timers for all channels are started when both RSTB goes high and ENB goes low, when RSTB goes high while ENB is low, when ENB goes low while RSTB is high, or by POR.

#### **Fault Diagnostics and Behavior**

Each channel has independent fault diagnostics and employs blanking and filter timers to suppress false faults. An external MOSFET is monitored for fault conditions by connecting its drain to a channel's  $DRN_X$  feedback input through an optional external series resistor.

Shorted load (or short to  $V_{LOAD}$ ) faults can be detected when a driver is on. Open load or short to GND faults can be detected when a driver is off.

On-state faults will initiate MOSFET protection behavior, set the FLTB flag and the respective channel's status bits in

the device's status registers. Off-state faults will simply set the FLTB flag and the channel's status bits.

Status information is retrieved by SPI read of registers R4 and R5 (Table 11). Status information for each channel is 3-bit priority encoded (Table 12). Shorted load fault has priority over open load and short to GND. Short to GND has priority over open load. Priority ensures that the most severe fault data is available at the next SPI read.

Status is latched for the currently higher priority fault and is not demoted if a fault of lower priority occurs. The status registers are reset to "Diagnostic Not Complete" after reading the registers, or by asserting a reset via RSTB. Status registers are not affected by ENB.

When either RSTB is low or ENB is high, diagnostics are disabled. When RSTB is high and ENB is low, open load diagnostics are enabled according to the state of the Diagnostic Config 2 register bits R3.D[5:0] (Table 10).

#### **Diagnostic Pulse Mode**

The NCV7518 has functionality to perform either on-state or off-state diagnostic pulses (Table 5). The function is provided for applications having loads normally in a continuous on or off state. The diagnostic pulse function is available for both latch-off and auto-retry modes. The pulse executes for the selected channel(s) on low-high transition on CSB.

Diagnostic pulses have priority and are not dependant on the input  $(IN_X, G_X)$  or the output  $(GAT_X)$  states. The pulse does not execute if: ENB = 1 (device is disabled); both an ON and OFF pulse is simultaneously requested for the same channel; an ON or OFF pulse is requested and a SCB (shorted load) diagnostic code is present for the selected channels; an ON or OFF pulse is requested while a pulse is currently executing in the selected channels (i.e. a blanking timer is active); the selected channels are currently under auto-retry control (i.e. refresh timer is active).

When  $R1.F_X = 1$ , the diagnostic OFF pulse command is executed. The open load diagnostic is turned on if disabled (see Diagnostic Config 2 – R3), the output changes state for the programmed  $t_{BL(OFF)}$  blanking period, and the diagnostic status is latched if of higher priority than the previous status. ICHG current is turned on if enabled via R3. The output assumes the currently commanded state at the end of the pulse.

When  $R1.N_X=1$ , the diagnostic ON pulse command is executed. The output changes state for the programmed  $t_{BL(ON)}$  blanking period, and the diagnostic status is latched if of higher priority than the previous status. The output assumes the currently commanded state at the end of the pulse. A flowchart for the diagnostic pulse is given in Figure 16.

#### **Shorted Load Detection**

An external reference voltage applied to the FLTREF input serves as a common reference for all channels (Figures 1 and 2). The FLTREF voltage should be within the

range of 0.35 to 2.75 V and can be derived via a voltage divider between  $V_{\rm CC1}$  and GND.

Shorted load detection thresholds can be programmed via SPI in eight increments that are ratiometric to the applied FLTREF voltage. Separate thresholds can be selected for each channel via the Diagnostic Config 1 register bits R2.C[11:9] (Tables 6 and 9).

A shorted load fault is detected when a channel's  $DRN_X$  feedback is greater than its selected fault reference after either the turn-on blanking or the filter has timed out.

#### **Shorted Load Fault Disable and Recovery**

Shorted load fault disable mode for each channel is individually SPI programmable via the device's Gate & Mode select register bits R0.M[5:0] (Table 4).

When latch-off mode (default) is selected, the corresponding GAT<sub>X</sub> output is latched off upon detection of a fault. Recovery from latch-off is performed for all channels by disabling then re-enabling the device via the ENB input. Recovery for selected channels is performed by reading the status registers (R4, R5) for the faulted channels then executing a diagnostic ON or OFF pulse for the desired channels.

When auto-retry mode is selected the corresponding  $GAT_X$  output is turned off upon detection of a fault for the duration of the fault retry time ( $t_{FR}$ ). When auto-retry is selected, input changes for turn-on blanking time are ignored while the retry timer is active. Once active, the timer will run to completion of the programmed time. The output will follow the input at the end of the retry interval. The timer is reset when ENB = 1 or when the mode is changed to latch-off.

The output is automatically turned back on (if still commanded on) when the retry time ends. The channel's  $DRN_X$  feedback is re-sampled after the turn-on blanking time. The output will automatically be turned off if a fault is again detected. This behavior will continue for as long as the channel is commanded on and the fault persists.

In either mode, a fault may exist at turn-on or may occur some time afterward. To be detected, the fault must exist longer than either  $t_{BL(ON)}$  at turn-on or longer than  $t_{FF(ON)}$  some time after turn-on. The length of time that a MOSFET stays on during a shorted load fault is thus limited to either  $t_{BL(ON)}$  or  $t_{FF(ON)}$ .

#### **Recovery Retry Time**

A global retry timer is used for auto-retry timing. The first faulted channel triggers the timer and the full retry time is guaranteed for that channel. An additional faulted channel may initially retry immediately after its turn-on blanking time, but subsequent retries will have the full retry time.

If all channels become faulted, they will become synchronized to the global retry timer.

#### Open Load and Short to GND Detection

A window comparator with references and bias currents proportional to  $V_{LOAD}$  is used to detect open load or short to GND faults when a channel is off. Each channel's  $DRN_X$  feedback is compared to the references after either the turn-off blanking or the filter has timed out. Figure 13 shows the DRNX bias and fault detection zones.




Figure 13. DRN<sub>X</sub> Bias and Fault Detection Zones

No fault is detected if the feedback voltage at  $DRN_X$  is greater than the  $V_{OL}$  open load reference. If the feedback is

less than the  $V_{SG}$  short to GND reference, a short to GND fault is detected. If the feedback is less than  $V_{OL}$  and greater than  $V_{SG}$ , an open load fault is detected.

When either RSTB is low or ENB is high, diagnostics are disabled. When RSTB is high and ENB is low, off-state diagnostics are enabled according to the content of the Diagnostic Config 2 register bits R3.D[11:0] (Tables 10 and 17.)

Table 17. OPEN LOAD DIAGNOSTIC CONTROL (CH0 shown)

D6	D0	ICHG CURRENT	OPEN LOAD DIAGNOSTIC	
Х	0		OFF	
Х	1		ON	(DEF)
0	X	OFF		(DEF)
1	X	ON		

Figure 14 shows the simplified detection circuitry. Bias currents  $I_{SG}$  and  $I_{OL}$  are applied to a bridge along with bias voltage  $V_{CTR}$ . Transient fast charge current  $I_{CHG}$  is supplied to help charge any capacitance present at the DRNx node to suppress a false short to GND fault.




Figure 14. Short to GND/Open-Load Detection

The transient current is started when a channel's turn-off blanking time is started and terminated either when the DRNx voltage reaches  $V_{CTR}$  or when the turn-off blanking time  $t_{BL(OFF)}$  expires.  $V_{DRNX}$  will remain at  $V_{CTR}$  if an open load truly exists, otherwise the capacitance can continue to charge via  $R_{LD}$ .

When a channel is off and  $V_{LD}$  and  $R_{LD}$  are present,  $R_{SG}$  is absent, and  $V_{DRNX} >> V_{CTR}$ , bias current  $I_{OL}$  is supplied from  $V_{LD}$  to ground through resistors  $R_{LD}$  and optional  $R_{DX}$ , and bridge diode D2. Bias current  $I_{SG}$  is supplied from  $V_{LOAD}$  to  $V_{CTR}$  through D3. No fault is detected if the feedback voltage ( $V_{LD}$  minus the total voltage drop caused by  $I_{OL}$  and the resistance in the path) is greater than  $V_{OL}$ .

When  $R_{SG}$  and either  $V_{LD}$  or  $R_{LD}$  are absent, the bridge will self-bias so that  $V_{DRNX}$  will settle to about  $V_{CTR}$ . An open load fault can be detected since the feedback is between  $V_{SG}$  and  $V_{OL}$ .

Short to GND detection can tolerate up to a  $\pm 1.0$  V offset (V<sub>OS</sub>) between the NCV7518's GND and the short. When R<sub>SG</sub> is present and V<sub>DRNX</sub> << V<sub>CTR</sub>, bias current I<sub>SG</sub> is supplied from V<sub>LOAD</sub> to V<sub>OS</sub> through D1, and the R<sub>SG</sub> and optional R<sub>DX</sub> resistances. Bias current I<sub>OL</sub> is supplied from V<sub>CTR</sub> to ground through D4.

When  $V_{LD}$  and  $R_{LD}$  are present, a voltage divider between  $V_{LD}$  and  $V_{OS}$  is formed by  $R_{LD}$  and  $R_{SG}$ . A "soft" short to

GND may be detected in this case depending on the ratio of  $R_{LD}$  and  $R_{SG}$  and the values of  $R_{DX}$ ,  $V_{LD}$ , and  $V_{OS}$ .

Optional  $R_{DX}$  resistor is used when voltages greater than the 60 V minimum clamp voltage or down to -1 V are expected at the DRNx inputs. Note that the comparators see a voltage drop or rise due to the  $R_{DX}$  resistance and the bias currents. This produces an error in the comparison of feedback voltage at the comparator inputs to the actual node voltage  $V_X$ .

Several equations for choosing R<sub>DX</sub> and for predicting open load or short to GND resistances, and a discussion of the dynamic behavior of the short to GND/ open load diagnostic are provided in the "Application Guidelines" section of this data sheet.

#### Fault Flag (FLTB)

The open-drain active-low fault flag output can be used to provide immediate fault notification to a host controller. Fault detection from all channels is logically ORed to the flag (Figure 15) The FLTB outputs from several devices can be wire-ORed to a common pull-up resistor connected to the controller's 3.3 or 5 V  $V_{DD}$  supply.

When RSTB and CSB are high, and ENB is low, the flag is set (low) when any channel detects any fault. The flag is reset (hi-Z) and disabled during POR, when either RSTB or CSB is low, or when ENB is high. See Table 18 for details.




Figure 15. FLTB Flag Logic

The interaction between CSB and FLTB facilitates fault polling. When multiple NCV7518 devices are configured for parallel SPI access with individual CSB addressing, the device reporting a fault can be identified by pulsing each CSB in turn.

#### **Fault Detection and Capture**

Each channel of the NCV7518 is capable of detecting shorted load faults when the channel is on, and short to ground or open load faults when the channel is off. Each fault type is priority encoded into 3-bit per channel fault data (Table 12.) Shorted load fault data has priority over open load and short to GND data. Short to GND data has priority over open load data. Priority ensures that the most severe fault data is available at the next SPI read.

A drain feedback input for each channel compares the voltage at the drain of the channel's external MOSFET to several internal reference voltages. Separate detection references are used to distinguish the three fault types.

Blanking and filter timers are used respectively to allow for output state transition settling and for glitch suppression.

When enabled and configured, each channel's drain feedback input is continuously compared to references appropriate to the channel's input state to detect faults, but the comparison result is only latched at the end of either a blanking or filter timer event.

Blanking timers for all channels are started when both RSTB goes high and ENB goes low, when RSTB goes high while ENB is low, when ENB goes low while RSTB is high, or by POR. A single channel's blanking timer is triggered when its input state changes. If the comparison of the feedback to a reference indicates an abnormal condition when the blanking time ends, a fault has been detected and the fault data is latched into the channel's status register.

A channel's filter timer is triggered when its drain feedback comparison state changes. If the change indicates an abnormal condition when the filter time ends, a fault has been detected and the fault data is latched into the channel's status register.

Thus, a state change of the inputs (POR, RSTB, ENB,  $IN_X$  or  $G_X$ ) or a state change of an individual channel's feedback (DRN<sub>X</sub>) comparison must occur for a timer to be triggered and a detected fault to be captured.

# Fault Capture, SPI Communication, and SPI Frame Error Detection

The NCV7518 latches a fault when it is detected, and parity and frame error detection will not allow any register to accept data if an invalid frame occurred.

The fault capture, parity, and frame error detection strategies combine to ensure that intermittent faults can be captured and identified, and that the device cannot be inadvertently re-programmed by a communication error.

When a fault has been detected, status information is latched into a channel's status register if of higher priority than current status, and the FLTB flag is set. The register holds the status data and ignores subsequent lower priority status data for that channel.

Current status information is transferred from the selected status register into the SPI shift register at the start of the SPI frame following the read status request. This ensures that status updates continue during inter-frame latency between the status request and delivery. The FLTB flag is reset when CSB goes low.

The selected status register is cleared when CSB goes high at the end of the SPI frame only if a valid frame has occurred; otherwise the register retains status information until a valid read frame occurs. The FLTB flag will be set if a fault is still present.

Status registers and the FLTB flag can also be cleared by toggling RSTB  $H\rightarrow L\rightarrow H$ . A full I/O truth table is given in Table 18.

#### **Status Priority Encoding**

Shorted load (SCB) faults can be detected when a driver is ON. Open load (OLF) or short to GND (SCG) faults can

be detected when a driver is OFF. Status memory is priority encoded in a 3-bit per driver format (Table 12).

Status memory will be encoded "Diagnostic Not Complete" during a blanking period unless a fault of higher priority has previously been encoded. Status memory will be encoded "Diagnostic Not Complete" (cleared) for the selected status register at the end of a valid SPI frame.

"Diagnostic Complete – No Fault" will be encoded when BOTH on-state AND off-state diagnostics have been completed unless a fault of higher priority has previously been encoded. A diagnostic cycle may start from either an off-state or an on-state.

When a diagnostic cycle starts from an off-state and no fault is detected, "No SCG/OLF Fault" will be encoded unless a fault of higher priority has previously been encoded. Otherwise, "OLF" or "SCG" will be encoded unless a fault of higher priority has previously been encoded. If the cycle continues to an on-state and no fault is detected, "Diagnostic Complete – No Fault" will be encoded. Otherwise, "SCB" will be encoded.

When a diagnostic cycle starts from an on-state and no fault is detected, "No SCB Fault" will be encoded unless a fault of higher priority has previously been encoded. Otherwise, "SCB" will be encoded. If the cycle continues to an off-state and no fault is detected, "Diagnostic Complete – No Fault" will be encoded unless a fault of higher priority has previously been encoded. Otherwise, "OLF" or "SCG" will be encoded unless a fault of higher priority has previously been encoded.

Status is latched for the currently higher priority fault and is not demoted if a fault of lower priority occurs. The status registers are reset to "Diagnostic Not Complete" after reading the registers, or by asserting a reset via RSTB. Status registers are not affected by ENB.

A Statechart diagram of the diagnostic status encoding is given in Figure 17 and additional clarification is given in "Appendix A – Diagnostic and Protection Behavior Tutorial".

#### **VLOAD Undervoltage Detection**

Undervoltage detection is used to suppress off-state diagnostics when VLOAD falls below the specified VLDUV operating voltage. This ensures that potentially incorrect diagnostic status is not captured. On-state diagnostics continue to operate normally and status information is updated appropriately for an off-to-on input transition during undervoltage.

Previous status information and FLTB are unchanged when entering or leaving undervoltage. Upon a read of the status registers during undervoltage, the status is changed to "Diagnostic Not Complete" and will remain as such for channels in an off-state during the entire undervoltage interval. Status information and FLTB are updated appropriately if a channel changes from off to on during the interval.

When VLOAD returns to its normal operating range, a channel's  $t_{\rm BL(OFF)}$  blanking timer is started if the channel was in an off state. Status information is updated appropriately after the  $t_{\rm BL(OFF)}$  blanking interval, or after the  $t_{\rm FF(OFF)}$  filter interval if the filter has been activated.




Figure 16. Pulse Mode Diagnostic Flowchart




Figure 17. Diagnostic Status Encoding Statechart

Table 18. I/O TRUTH TABLE

	Inputs							Outputs*			
POR	RSTB	ENB	CSB	IN <sub>X</sub>	G <sub>X</sub>	DRN <sub>X</sub>	GAT <sub>X</sub>	FLTB	ST[2:0]	COMMENT	
0	Х	Х	Х	Х	→0	Х	$\rightarrow$ L	→Z	→111	POR RESET	
1	0	Х	Х	Х	Х	Х	L	Z	111	RSTB	
1	1	1	Х	Х	G <sub>X</sub>	Х	L	Z	ST[2:0]	ENB	
1	1→0	0	Х	Х	→0	Х	$\rightarrow$ L	→Z	→111	RSTB RESET	
1	1	0→1	Х	Х	G <sub>X</sub>	Х	$\rightarrow$ L	→Z	ST[2:0]	ENB DISABLE	
1	1	0	Х	0	0	> V <sub>OL</sub>	L	Z	ST[2:0]	FLTB RESET	
1	1	0	1	0	0	V <sub>SG</sub> < V < V <sub>OL</sub>	L	L	→ 011	FLTB SET - OLF	
1	1	0	1→0	0	0	V <sub>SG</sub> < V < V <sub>OL</sub>	L	L→Z	011	FLTB RESET	
1	1	0	0→1	0	0	V <sub>SG</sub> < V < V <sub>OL</sub>	L	Z→L	011	FLTB SET	
1	1	0	1	0	0	< V <sub>SG</sub>	L	L	→ 010	FLTB SET - SCG	
1	1	0	1→0	0	0	< V <sub>SG</sub>	L	L→Z	010	FLTB RESET	
1	1	0	0→1	0	0	< V <sub>SG</sub>	L	Z→L	010	FLTB SET	
1	1	0	Х	1	Х	< V <sub>FLTREF</sub>	Н	Z	ST[2:0]	FLTB RESET	
1	1	0	1	1	Х	> V <sub>FLTREF</sub>	L	L	→ 001	FLTB SET – SCB	
1	1	0	1→0	1	Х	> V <sub>FLTREF</sub>	L	L→Z	001	FLTB RESET	
1	1	0	0→1	1	Х	> V <sub>FLTREF</sub>	L	Z→L	001	FLTB SET	
1	1	0	1	Х	1	< V <sub>FLTREF</sub>	Н	Z	ST[2:0]	FLTB RESET	
1	1	0	1	Х	1	> V <sub>FLTREF</sub>	L	L	→ 001	FLTB SET - SCB	
1	1	0	1→0	Х	1	> V <sub>FLTREF</sub>	L	L→Z	001	FLTB RESET	
1	1	0	0→1	Х	1	> V <sub>FLTREF</sub>	L	Z→L	001	FLTB SET	

<sup>\*</sup>Output states after blanking and filter timers end and when channel is set to latch-off mode.

#### **APPLICATION GUIDELINES**

#### General

Unused DRN $_{\rm X}$  inputs should be connected to  $V_{\rm LOAD}$  to prevent false open load faults. Unused parallel inputs should be connected to GND and unused reset or enable inputs should be connected to  $V_{\rm CC1}$  or GND respectively. The user's software should be designed to ignore fault information for unused channels. For best shorted-load detection accuracy, the external MOSFET source terminals should be star-connected and the NCV7518's GND pin, and the lower resistor in the fault reference voltage divider should be Kelvin connected to the star (see Figure 2).

Consideration of auto-retry fault recovery behavior is necessary from a power dissipation viewpoint (for both the NCV7518 and the MOSFETs) and also from an EMI viewpoint.

Driver slew rate and turn-on/off symmetry can be adjusted externally to the NCV7518 in each channel's gate circuit by

the use of series resistors for slew control, or resistors and diodes for symmetry. Any benefit of EMI reduction by this method comes at the expense of increased switching losses in the MOSFETs.

The channel fault blanking timers must be considered when choosing external components (MOSFETs, slew control resistors, etc.) to avoid false faults. Component choices must ensure that gate circuit charge/discharge times stay within the turn-on/turn-off blanking times.

The NCV7518 does not have integral drain-gate flyback clamps. Self-clamped MOSFET products, such as ON Semiconductor's NIF9N05CL or NCV8440A devices, are recommended when driving unclamped inductive loads. This flexibility allows choice of MOSFET clamp voltages suitable to each application.

#### Appendix A – Diagnostic and Protection Behavior Tutorial

The following tutorial can be used together with Table 19 and the Statechart of Figure 17 to further understand how diagnostic status information is updated.

#### **Initial Conditions:**

- VCC1 > V(POR) AND RSTB = 1
  - Digital core is disabled if these conditions are not valid
- VCC2 present and in specified range
- VLOAD present and in specified range

#### **ON-State Diagnostic:**

- SCB Short Circuit to Battery
- Qualifiers:
  - VFLTREF present and in specified range
  - INx OR Gx = 1 AND ENB 1  $\rightarrow$  0
  - ENB =  $0 AND INx OR Gx 0 \rightarrow 1$
  - ◆ ENB = 0 AND ON-State Diagnostic Pulse Request
  - ◆ Blanking and/or Filter timer ran till end
     √ "Diagnostic Complete"

#### **OFF-State Diagnostic:**

- OLF/SCG Open Load Fault / Short Circuit to GND
- Oualifiers:
  - VLOAD present and in specified range
  - INx AND Gx = 0 AND ENB  $1 \rightarrow 0$
  - ENB =  $0 AND INx 1 \rightarrow 0 AND Gx = 0$
  - ENB =  $0 AND INx = 0 AND Gx 1 \rightarrow 0$
  - ENB = 0 AND OFF-State Diagnostic Pulse Request
  - ◆ Blanking and/or Filter timer ran till end
     √ "Diagnostic Complete"

#### **Transition Trigger Events:**

- Diagnostic status can transition from one state to another by several trigger events:
  - ON and/or OFF state diagnostic completed
  - SPI Read of the status register(s)
  - Recovery from VLOAD undervoltage detected
  - Reset via POR or RSTB

#### **Table 19. DIAGNOSTIC STATE TRANSITIONS**

Entering State	Description	Entering Criteria	Exiting Criteria	Exiting State
001	[SCB] – Short Circuit to Battery	SCB Detected	READ	111
010	[SCG] – Short Circuit to Ground	SCG Detected	SCB Detected READ	001 111
011	[OLF] - Open Load Failure	OLF Detected	SCB Detected SCG Detected READ	001 010 111
100	Diagnostic Complete – No Fault	OFF State No Fault <u>AND</u> ON State No Fault	SCB Detected SCG Detected OLF Detected READ	001 010 011 111
101	No SCB Detected	ON State No Fault	SCB Detected SCG Detected OLF Detected OFF State No Fault READ	001 010 011 100 111
110	No SCG/OLF Detected	OFF State No Fault	SCB Detected SCG Detected OLF Detected ON State No Fault READ	001 010 011 100 111
111	Diagnostic Not Complete	READ	SCB Detected & ENB = 0 SCG Detected & ENB = 0, VLOAD > VLDUV OLF Detected & ENB = 0, VLOAD > VLDUV ON State No Fault & ENB = 0 OFF State No Fault & ENB = 0, VLOAD > VLDUV	001 010 011 101 110

#### **Diagnostic Status and Protection Interactions**

The following figures are graphical representations of some interactions between diagnostics and protections.

The following assumptions apply:

- ENB = 0
  - No parity errors

- SPI Response is shown in-frame
  - ◆ Actual NCV7518 response is one frame behind
- SPI Frames are always valid
  - Integer multiples of 16 SCLK cycles




Figure 18. Normal Start-up out of Reset with Input High - Diagnostics Complete, No Fault




Figure 19. Normal Start-up Out of Reset with Input High, tBL(ON) Truncated - SCB Not Checked




Figure 20. Normal Start-up Out of Reset with Input Low - Diagnostics Complete, No Fault




Figure 21. Normal Start-up Out of Reset with Input Low, tBL(OFF) Truncated – SCG/OLF Not Checked




Figure 22. SCB Latch-off & Recovery - Read Status & Request ON Pulse




Figure 23. SCB Latch-off & Recovery - Read Status & Request OFF Pulse




Figure 24. Auto-retry Timer Started, INx Went Low During Second Retry - Retry Timer Runs to Completion




Figure 25. Auto-retry Timer Started, INx Went Low During Second Retry – Retry Timer Runs to Completion Status Read Clears SCB, Allows OFF-state Status Update




Figure 26. Normal ON Pulse Request & Second Request Ignored - INx Remains in Low State at End of Pulse




Figure 27. Normal ON Pulse Request & Second Request Ignored – INx State Change During First Pulse Execution, Normal OFF Pulse Request




Figure 28. Normal ON Pulse Request & Second Request Ignored, Normal ON Pulse Request, INx State Change During Normal Pulse Executions




Figure 29. Normal ON Pulse Request & Second Request Ignored, Normal OFF Pulse Request, INx State Change During Normal Pulse Executions and Goes Low During OFF Pulse




Figure 30. Filter Timer Started During Blank Timer Because of Intermittent SCB, Re-started Just Before End of Blank Timer – SCB Latch-off Time Extended




Figure 31. Filter Timer Started When Falling Through OLF Threshold During Blank Timer, Re-started When Falling Through SCG Threshold, Re-started When Falling Through OLF Threshold – OFF-State Diagnostic Status Acquisition Time Extended by Filter Timer




Figure 32. OFF-State Diagnostic Status is Suppressed While in VLOAD Undervoltage – ON-State Diagnostics Remain Functional





Figure 33. OFF-State Diagnostic Starts When Recovery From Undervoltage Occurs

#### **PACKAGE DIMENSIONS**

#### **QFN32 5x5, 0.5P (PUNCHED)**


CASE 485CZ ISSUE O




#### NOTES:

- DIMENSIONING AND TOLERANCING PER
   ASME VIA EM 1004
- ASME Y14.5M, 1994. 2. CONTROLLING DIMENSIONS: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN
  0.15 AND 0.30 mm FROM THE TERMINAL TI
- 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
  4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS					
DIM	MIN	MAX				
Α	0.80	0.90				
A1		0.05				
А3	0.20 REF					
b	0.20	0.30				
D	5.00 BSC					
D2	3.20	3.40				
E	5.00 BSC					
E2	3.20	3.40				
е	0.50 BSC					
L	0.30	0.50				
L1		0.15				





 ${\sf FLEXMOS} \ is \ a \ trademark \ of \ Semiconductor \ Components \ Industries, \ LLC \ (SCILLC).$ 

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC nessures the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























#### Website:

Welcome to visit www.ameya360.com

#### Contact Us:

## > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

#### > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

## Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com