

# Low-Voltage 1:10 LVPECL with Selectable Input Clock Driver

Check for Samples: CDCLVP111


#### **FEATURES**

- Distributes One Differential Clock Input Pair LVPECL to 10 Differential LVPECL
- Fully Compatible With LVECL/LVPECL
- Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V
- Selectable Clock Input Through CLK\_SEL
- Low-Output Skew (Typ 15 ps) for Clock-Distribution Applications
  - Additive Jitter Less Than 1 ps
  - Propagation Delay Less Than 350 ps
  - Open Input Default State
  - LVDS, CML, SSTL input compatible
- V<sub>BB</sub> Reference Voltage Output for Single-Ended Clocking
- Available in a 32-Pin LQFP and QFN Package
- Frequency Range From DC to 3.5 GHz
- Pin-to-Pin Compatible With MC100 Series EP111, ES6111, LVEP111, PTN1111

#### **APPLICATIONS**

- Designed for Driving 50  $\Omega$  Transmission Lines
- High Performance Clock Distribution

# LQFP AND QFN PACKAGE (TOP VIEW)



#### **DESCRIPTION**

The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving  $50-\Omega$  transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to  $50~\Omega$ .

The  $V_{BB}$  reference voltage output is used if single-ended input operation is required. In this case, the  $V_{BB}$  pin should be connected to CLK0 and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP111 is characterized for operation from -40°C to 85°C.

#### **Table 1. FUNCTION TABLE**

CLK_SEL	ACTIVE CLOCK INPUT
0	CLK0, CLK0
1	CLK1, CLK1

ΔΔ


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DEVICE INFORMATION**



## PIN FUNCTIONS(1)

	PIN	DESCRIPTION				
NAME	NO.	DESCRIPTION				
CLK_SEL	2	Clock select. Used to select between CLK0 and CLK1 input pairs. LVTTL/LVCMOS functionality compatible.				
CLK0, CLK0	3, 4	Differential LVFCL /LVDFCL input pair				
CLK1, CLK1	6, 7	Differential LVECL/LVPECL input pair				
Q [9:0]	11, 13, 15, 18, 20, 22, 24, 27, 29, 31	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKn.				
Q[9:0]	10, 12, 14, 17, 19, 21,23, 26, 28, 30	LVECL/LVPECL complementary clock outputs, these outputs provide copies of CLKn.				
$V_{BB}$	5	Reference voltage output for single-ended input operation				
V <sub>CC</sub>	1, 9, 16, 25, 32	Supply voltage				
$V_{EE}$	8	Device ground or negative supply voltage in ECL mode				
PowerPAD™	0	The PowerPAD of the QFN32 is thermally connected to the die to improve the heat transfer out of the package. The pad of the QFN32 with PowerPAD must be connected to V <sub>EE</sub> .				

(1) CLKn, CLK\_SEL pull down resistor = 75 k $\Omega$ ;  $\overline{\text{CLKn}}$  pull up resistor = 37.5 k $\Omega$ ;  $\overline{\text{CLKn}}$  pull down resistor = 50 k $\Omega$ .



### **ABSOLUTE MAXIMUM RATINGS**(1)

		VALUE	UNIT
V <sub>CC</sub>	Supply voltage (Relative to V <sub>EE</sub> )	-0.3 to 4.6	V
VI	Input voltage	-0.3 to V <sub>CC</sub> + 0.5	V
Vo	Output voltage	–0.3 to V <sub>CC</sub> + 0.5	V
I <sub>IN</sub>	Input current	±20	mA
V <sub>EE</sub>	Negative supply voltage (Relative to V <sub>CC</sub> )	-4.6 to 0.3	V
вв	Sink/source current	–1 to 1	mA
0	DC output current	<b>–</b> 50	mA
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C
TJ	Maximum operating junction temperature	125	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage (relative to V <sub>EE</sub> )	2.375	2.5/3.3	3.8	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C/W
$T_{J}$	Operating junction temperature			110	°C

## PACKAGE THERMAL IMPEDANCE, VF (LQFP)

		TEST CONDITION	VALUE	UNIT
$\theta_{JA}$		0 LFM	74	°C/W
	The arrest resistance in the state of the state (1)	150 LFM	66	°C/W
	Thermal resistance junction to ambient <sup>(1)</sup>	250 LFM	64	°C/W
		500 LFM	61	°C/W
$\theta_{JC}$	Thermal resistance junction to case		39	°C/W

<sup>(1)</sup> According to JESD 51-7 standard.

## PACKAGE THERMAL IMPEDANCE, RHB (QFN)

		TEST CONDITION	VALUE	UNIT
		0 LFM	49	°C/W
$\theta_{JA}$	Thermal resistance junction to ambient <sup>(1)</sup>	150 LFM	37	°C/W
	Thermal resistance junction to ampletity	250 LFM	36	°C/W
		500 LFM	32	°C/W
$\theta_{\text{JC}}$	Thermal resistance junction to case		19	°C/W

<sup>(1)</sup> According to JESD 51-7 standard.



## LVECL DC ELECTRICAL CHARACTERISTICS

Vsupply:  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.8 V over operating free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT		
I <sub>EE</sub>	Supply internal current	Absolute value of current	–40°C, 25°C, 85°C	40		85	mA	
			-40°C			354		
$I_{CC}$	Output and internal supply current	All outputs terminated 50 $\Omega$ to $V_{CC}$ – 2 $V$	25°C			380	mA	
			85°C			405		
I <sub>IN</sub>	Input current	Includes pullup/pulldown resistors, $V_{IH} = V_{CC}$ , $V_{IL} = V_{CC}$ - 2 V	–40°C, 25°C, 85°C	-150		150	μΑ	
V	Internally generated	For $V_{EE} = -3 \text{ to } -3.8 \text{ V},$ $I_{BB} = -0.2 \text{ mA}$	–40°C, 25°C, 85°C	-1.45	-1.3	-1.15	V	
$V_{BB}$	bias voltage	$V_{EE} = -2.375 \text{ to } -2.75 \text{ V},$ $I_{BB} = -0.2 \text{ mA}$	–40°C, 25°C, 85°C	-1.4	-1.25	-1.1	V	
$V_{\text{IH}}$	High-level input voltage (CLK_SEL)		–40°C, 25°C, 85°C	-1.165		-0.88	V	
$V_{IL}$	Low-level input voltage (CLK_SEL)		–40°C, 25°C, 85°C	-1.81		-1.475	V	
$V_{\text{ID}}$	Input amplitude (CLKn, CLKn)	Difference of input, See $^{(1)}$ $ V_{IH} - V_{IL} $	–40°C, 25°C, 85°C	0.5		1.3	V	
$V_{\text{CM}}$	Common-mode_voltage (CLKn, CLKn)	DC offset relative to V <sub>EE</sub>	–40°C, 25°C, 85°C	V <sub>EE</sub> + 1		-0.3	V	
			–40°C	-1.26		-0.85		
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -21 mA	25°C	-1.2		-0.85	V	
			85°C	-1.15		-0.85		
			–40°C	-1.85		-1.5		
$V_{OL}$	Low-level output voltage	$I_{OL} = -5 \text{ mA}$	25°C	-1.85		-1.45	V	
	- ·-·· <b>9</b> -		85°C	-1.85		-1.4		
$V_{OD}$	Differential output voltage swing	Terminated with 50 $\Omega$ to V <sub>CC</sub> –2 V, See Figure 4	–40°C, 25°C, 85°C	600			mV	

<sup>(1)</sup>  $V_{ID}$  minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum  $V_{ID}$  of 100 mV.



#### LVPECL DC ELECTRICAL CHARACTERISTICS

Vsupply: V<sub>CC</sub> = 2.375 V to 3.8 V, V<sub>EE</sub>= 0 V over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>EE</sub>	Supply internal current	Absolute value of current	–40°C, 25°C, 85°C	40		85	mA
			-40°C			354	
$I_{CC}$	Output and internal supply current	All outputs terminated 50 $\Omega$ to $V_{CC}$ – 2 $V$	25°C			380	mA
	cappiy canoni		85°C			405	
I <sub>IN</sub>	Input current	Includes pullup/pulldown resistors $V_{IH}=V_{CC}$ , $V_{IL}=V_{CC}$ –2V	–40°C, 25°C, 85°C	-150		150	μΑ
	Internally gan arated	$V_{CC} = 3$ to 3.8 V, $I_{BB} = -0.2$ mA	–40°C, 25°C, 85°C	$V_{CC} - 1.45$	$V_{CC} - 1.3$	V <sub>CC</sub> – 1.15	
V <sub>BB</sub>	Internally generated bias voltage	$V_{CC} = 2.375 \text{ to } 2.75 \text{ V},$ $I_{BB} = -0.2 \text{ mA}$	–40°C, 25°C, 85°C	V <sub>CC</sub> - 1.4	V <sub>CC</sub> – 1.25	V <sub>CC</sub> - 1.1	V
V <sub>IH</sub>	High-level input voltage (CLK_SEL)		–40°C, 25°C, 85°C	V <sub>CC</sub> – 1.165		V <sub>CC</sub> - 0.88	V
V <sub>IL</sub>	Low-level input voltage (CLK_SEL)		–40°C, 25°C, 85°C	V <sub>CC</sub> – 1.81		V <sub>CC</sub> – 1.475	V
V <sub>ID</sub>	Input amplitude (CLKn, CLKn)	Difference of inpu, see $^{(1)}$ , $\left V_{IH}-V_{IL}\right $	–40°C, 25°C, 85°C	0.5		1.3	V
V <sub>CM</sub>	Common-mode voltage (CLKn, CLKn)	DC offset relative to V <sub>EE</sub>	–40°C, 25°C, 85°C	1		V <sub>CC</sub> - 0.3	V
			–40°C	V <sub>CC</sub> - 1.26		V <sub>CC</sub> - 0.85	
$V_{OH}$	High-level output voltage	$I_{OH} = -21 \text{ mA}$	25°C	$V_{CC} - 1.2$		$V_{CC} - 0.85$	V
	·g-		85°C	$V_{CC} - 1.15$		$V_{CC}-0.85$	
			–40°C	V <sub>CC</sub> – 1.85		V <sub>CC</sub> - 1.5	
$V_{OL}$	Low-level output voltage	$I_{OL} = -5 \text{ mA}$	25°C	V <sub>CC</sub> - 1.85		V <sub>CC</sub> - 1.45	V
	<del></del>		85°C	V <sub>CC</sub> – 1.85		V <sub>CC</sub> - 1.4	
V <sub>OD</sub>	Differential output voltage swing	Terminated with 50 $\Omega$ to V <sub>CC</sub> - 2 V, See Figure 4	–40°C, 25°C, 85°C	600			mV


<sup>(1)</sup>  $V_{ID}$  minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum  $V_{ID}$  of 100 mV.

## **AC ELECTRICAL CHARACTERISTICS**

Vsupply:  $V_{CC} = 2.375 \text{ V}$  to 3.8 V,  $V_{EE} = 0 \text{ V}$  or LVECL/LVPECL input  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.8 V over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd</sub>	Differential propagation delay CLKn, CLKn to all Q0, Q0 Q9, Q9	See	200		350	ps
t <sub>sk(o)</sub>	Output-to-output skew	See , and Figure 1		15	30	ps
t <sub>sk(pp)</sub>	Part-to-part skew	See , and Figure 1			70	ps
t <sub>aj</sub>	Additive phase jitter	Integration bandwidth of 20 kHz to 20 MHz, fout = 125 MHz at 25°C		0.04	< 0.8	ps
f <sub>(max)</sub>	Maximum frequency	Functional up to 3.5 GHz, see Figure 4			3500	MHz
t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time (20%, 80%)	See Note D in Figure 1	90		200	ps





- A. Output skew is calculated as the greater of: The difference between the fastest and the slowest  $t_{PLHn}$  (n = 0, 1,...9) or the difference between the fastest and the slowest  $t_{PHLn}$  (n = 0, 1,...9).
- B. Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest t<sub>PLHn</sub> (n = 0, 1,...9) across multiple devices or the difference between the fastest and the slowest t<sub>PHLn</sub> (n = 0, 1,...9) across multiple devices.
- C. Typical value measured at ambient when clock input is 155.52MHz for an integration bandwidth of 20 kHz to 5 MHz.
- D. Input conditions:  $V_{CM} = 1 \text{ V}$ ,  $V_{ID} = 0.5 \text{ V}$  and  $F_{IN} = 1 \text{GHz}$ .

Figure 1. Waveform for Calculating Both Output and Part-to-Part Skew




Figure 2. Typical Termination for Output Driver (See the Interfacing Between LVPECL, LVDS, and CML Application Note, Literature Number SCAA056)








Figure 4. LVPECL Input Using CLK0 Pair,  $V_{CM} = 1 \text{ V}$ ,  $V_{ID} = 0.5 \text{ V}$ 



## **REVISION HISTORY**

Changes from Original (January 2009) to Revision A	Page
Changed note referneces within the AC ELECTRICAL CHARACTERISTICS table	5
<ul> <li>Added a Typ value of 0.04ps to the Additive phase jitter in the AC ELECTRICAL CHARACTERIS</li> </ul>	TICS 5
Changes from Revision A (March 2009) to Revision B	Page
Added LVTTL/LVCMOS functionality compatible.	2
Changes from Revision B (April 2009) to Revision C	Page
Changed PowerPAD information to the Pinout Package	1
Added PowerPAD information to the Pin Functions table	2
Changes from Revision C (November 2009) to Revision D	Page
Changed the PowerPAD description in the PIN FUNCTIONS table to include the LQFP package in the PIN FUNCTIONS.	information 2
Deleted duplicate information covering the PowerPAD from Note 1 of the Pin Functions table	2
Changes from Revision D (March 2010) to Revision E	Page
Changed the PowerPAD Pin Function Description	2
<ul> <li>Added text "See Note D in Figure 1" to the t<sub>r</sub>/t<sub>f</sub> Test Conditions in the AC ELECTRICAL CHARAC</li> </ul>	TERITICS table 5





www.ti.com 24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
CDCLVP111RHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVP111	Samples
CDCLVP111RHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVP111	Samples
CDCLVP111VF	ACTIVE	LQFP	VF	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCLVP111	Samples
CDCLVP111VFR	ACTIVE	LQFP	VF	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCLVP111	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

#### OTHER QUALIFIED VERSIONS OF CDCLVP111:

● Enhanced Product: CDCLVP111-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


## TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVP111RHBR	QFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCLVP111RHBT	QFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCLVP111VFR	LQFP	VF	32	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2

www.ti.com 8-Apr-2013




\*All dimensions are nominal

7 till difficienciale di c momina								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
CDCLVP111RHBR	QFN	RHB	32	3000	338.1	338.1	20.6	
CDCLVP111RHBT	QFN	RHB	32	250	210.0	185.0	35.0	
CDCLVP111VFR	LQFP	VF	32	1000	341.0	159.0	123.5	

## RHB (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RHB (S-PVQFN-N32)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206356-3/X 12/12

NOTE: A. All linear dimensions are in millimeters



# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



## VF (S-PQFP-G32)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# AMEYA360 Components Supply Platform

## **Authorized Distribution Brand:**

























## Website:

Welcome to visit www.ameya360.com

## Contact Us:

## > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

## > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

## Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com