

Low-Noise Two-Channel 100-MHz Clock Generator

Check for Samples: [CDCM9102](#)

FEATURES

- Integrated Low-Noise Clock Generator Including PLL, VCO, and Loop Filter
- Two Low-Noise 100-MHz Clocks (LVPECL, LVDS, or pair of LVCMOS)
 - Support for HCSL Signaling Levels (AC-Coupled)
 - Typical Period Jitter: 21 ps pk-pk
 - Typical Random Jitter: 510 fs
 - Output Type Set by Pins
- Bonus Single-ended 25-MHz Output
- Integrated Crystal Oscillator Input Accepts 25-MHz Crystal
- Output Enable Pin Shuts Off Device and Outputs.
- 5-mm × 5-mm QFN-32 Package
- ESD Protection Exceeds 2 kV HBM, 500 V CDM
- Industrial Temperature Range (–40°C to 85°C)
- 3.3-V Power Supply

APPLICATIONS

- Reference Clock Generation for PCI Express Gen 1, Gen2, and Gen3
- General-Purpose Clocking

DESCRIPTION

The CDCM9102 is a low-jitter clock generator designed to provide reference clocks for communications standards such as PCI Express™. The device is easy to configure and use. The CDCM9102 provides two 100-MHz differential clock ports. The output types supported for these ports include LVPECL, LVDS, or a pair of LVCMOS buffers. HCSL signaling is supported using an ac-coupled network. The user configures the output buffer type desired by strapping device pins. Additionally, a single-ended 25-MHz clock output port is provided. Uses for this port include general-purpose clocking, clocking Ethernet PHYs, or providing a reference clock for additional clock generators. All clocks generated are derived from a single external 25-MHz crystal.




Figure 1. CDCM9102 Typical Application Example



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PCI Express is a trademark of PCI-SIG.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.




Figure 2. CDCM9102 Block Diagram




Figure 3. Pin Diagram

PIN FUNCTIONS

NAME	QFN32 PIN NO.	DESCRIPTION
POWER SUPPLIES		
GND	Thermal pad, 14, 22	Power supply ground and thermal relief
VDD2	1	Power Supply, OUT1 clock port
VDD1	4	Power Supply, OUT0 clock port
VDD3	9	Power supply, low-noise clock generator
VDD4	16	Power supply, low-noise clock generator
VDD5	18	Power supply, low-noise clock generator
VDD6	20	Power supply, crystal oscillator input
REGCAP1	19	Capacitor for internal regulator, connect 10-μF Y5V capacitor to GND
REGCAP2	17	Capacitor for internal regulator, connect 10-μF Y5V capacitor to GND
DEVICE CONFIGURATION AND CONTROL		
NC	8, 13, 15, 24–32	No connection permitted
OE	7	Output enable/shutdown control input (see Table 1)
OS1	10	Output format select control inputs (see Table 2)
OS0	11	
RESET	12	Device reset input (active-low) (see Table 3) ⁽¹⁾
CRYSTAL OSCILLATOR		
XIN	21	Parallel resonant crystal input (25 MHz)
DEVICE OUTPUTS		
OUT0P	6	Output 0 – positive terminal (100 MHz)
OUT0N	5	Output 0 – negative terminal (100 MHz)
OUT1P	3	Output 1 – positive terminal (100 MHz)
OUT1N	2	Output 1 – negative terminal (100 MHz)
OSCOUT	23	Oscillator output port (25 MHz)

(1) For proper device startup, it is recommended that a capacitor be installed from pin 12 to GND. See [STARTUP TIME ESTIMATION](#) section for more details.

ORDERING INFORMATION

T _A	PACKAGED DEVICES	FEATURES
–40°C to 85°C	CDCM9102RHBT	32-pin QFN (RHB) package, small tape and reel
	CDCM9102RHBR	32-pin QFN (RHB) package, tape and reel

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	TYP	MAX	UNIT
VDDx Supply voltage range ⁽²⁾	–0.5		4.6	V
V _{IN} Input voltage range ⁽³⁾	–0.5	V _{DDx} + 0.5		V
V _{OUT} Output voltage range ⁽³⁾	–0.5	V _{DDx} + 0.5		V
I _{IN} Input current			20	mA
I _{OUT} Output current			50	mA
T _{stg} Storage temperature range	–65		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Supply voltages must be applied simultaneously.

(3) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed

DISSIPATION RATINGS⁽¹⁾⁽²⁾

PARAMETER	TEST CONDITIONS	VALUE, 4 × 4 Vias on Pad	UNIT
θ_{JA} Junction-to-ambient thermal resistance	0 LFM	35	°C/W
θ_{JP} ⁽³⁾ Junction-to-thermal pad (top) thermal resistance		4	°C/W

(1) The package thermal resistance is calculated in accordance with JESD 51 and JEDEC 2S2P (high-K board).

(2) Connected to GND with sixteen thermal vias (0.3 mm in diameter)

(3) θ_{JP} (junction-to-pad) is used for the QFN package, because the primary heat flow is from the junction to the GND pad of the QFN package.

ELECTRICAL CHARACTERISTICS**RECOMMENDED OPERATING CONDITIONS**

	MIN	TYP	MAX	UNIT
POWER SUPPLIES				
V_{DDX} DC power-supply voltage	3	3.3	3.6	V
TEMPERATURE				
T_A Ambient temperature	–40		85	°C

DEVICE CURRENT CONSUMPTION

$T_A = -40^{\circ}\text{C}$ to 85°C , $V_{DDX} = 3.3\text{ V}$, $OE = 1$, values represent cumulative current/power on all V_{DDX} pins.

BLOCK	CONDITION	CURRENT (mA)	DEVICE POWER (mW)	EXTERNAL RESISTOR POWER (mW)
Entire device, core current		85	280	
Output Buffers	LVPECL	28	42.4	50
	LVDS	20	66	
	LVC MOS	$V \times f_{out} \times (C_L + 20 \times 10^{-12}) \times 10^3$	$V^2 \times f_{out} \times (C_L + 20 \times 10^{-12}) \times 10^3$	

DIGITAL INPUT CHARACTERISTICS – RESET, OE, OS1, OS0

$T_A = -40^{\circ}\text{C}$ to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVC MOS INPUTS					
V_{IH} Input high voltage		0.6 V_{DD}			V
V_{IL} Input low voltage			0.4 V_{DD}		V
I_{IH} Input high current	$V_{DD} = 3.6\text{ V}$, $V_{IL} = 0\text{ V}$			200	μA
I_{IL} Input low current	$V_{DD} = 3\text{ V}$, $V_{IH} = 3.6\text{ V}$			–200	μA
C_{IN} Input capacitance			8	10	pF
R_{PU} Input pullup resistor			150		k Ω

CRYSTAL-OSCILLATOR INPUT-PORT CHARACTERISTICS (XIN)

 $V_{DD} = 3.3\text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CRYSTAL CHARACTERISTICS (External 25 MHz Crystal)						
f_{XTAL}	Crystal input frequency	Fundamental mode		25		MHz
ESR	Effective series resistance of crystal				50	Ω
C_{IN}	On-chip load capacitance			8	10	pF
$XTAL_{DL}$	Maximum drive level - XTAL		0.1		1	mW
C_{SHUNT}	Maximum shunt capacitance				7	pF

CLOCK OUTPUT BUFFER CHARACTERISTICS (OUTPUT MODE = LVPECL)

 $V_{DD1}, V_{DD2} = 3.3\text{ V}$; $T_A = -40^\circ\text{C}$ to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	Output high voltage		$V_{DD} - 1.18$	$V_{DD} - 0.73$		V
V_{OL}	Output low voltage		$V_{DD} - 2$	$V_{DD} - 1.55$		V
$ V_{OD} $	Differential output voltage		0.6		1.23	V
t_R/t_F	Output rise/fall time	20% to 80%			175	ps
ODC	Output duty cycle		45%		55%	
t_{SKEW}	Skew between outputs				20	ps

CLOCK OUTPUT BUFFER CHARACTERISTICS (OUTPUT MODE = LVDS)

 $V_{DD1}, V_{DD2} = 3.3\text{ V}$; $T_A = -40^\circ\text{C}$ to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OD} $	Differential output voltage		0.247		0.454	V
ΔV_{OD}	V_{OD} magnitude change				50	mV
V_{OS}	Common-mode voltage		1.125		1.375	V
ΔV_{OS}	V_{OS} magnitude change				50	mV
t_R/t_F	Output rise/fall time	20% to 80%			255	ps
ODC	Output duty cycle		45%		55%	
t_{SKEW}	Skew between outputs				30	ps

CLOCK OUTPUT BUFFER CHARACTERISTICS (OUTPUT MODE = LVCMOS)

 $V_{DD1}, V_{DD2} = 3.3\text{ V}$; $T_A = -40^\circ\text{C}$ to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	Output high voltage	$V_{CC} = 3\text{ V}$ to 3.6 V , $I_{OH} = -100\text{ }\mu\text{A}$	$V_{DD} - 0.5$			V
V_{OL}	Output low voltage	$V_{CC} = 3\text{ V}$ to 3.6 V , $I_{OH} = 100\text{ }\mu\text{A}$			0.3	V
t_{SLEW}	Output rise/fall slew rate	20% to 80%	2.4			V/ns
ODC	Output duty cycle		45%		55%	
t_{SKEW}	Skew between outputs				50	ps

OUTPUT JITTER PERFORMANCE

 $f_{OUT} = 100\text{ MHz}$, $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, jitter integration bandwidth 10 kHz–20 MHz

LVCMOS OUTPUT MODE		LVPECL OUTPUT MODE		LVDS OUTPUT MODE	
Random jitter (fs)	Period jitter (ps pk-pk)	Random jitter (fs)	Period jitter (ps pk-pk)	Random jitter (fs)	Period jitter (ps pk-pk)
507	24.5	510	20.7	533	26.5

TEST CONFIGURATIONS




Figure 4. LVCMOS Output Test Load




Figure 5. LVCMOS AC Configuration for Device Test




Figure 6. LVPECL DC Configuration for Device Test




Figure 7. LVPECL AC Configuration for Device Test




Figure 8. LVDS DC Configuration for Device Test




Figure 9. LVDS AC Configuration for Device Test

PERFORMANCE CHARACTERISTICS




Figure 10. CDCM9102 Typical Phase Noise Performance (LVPECL Mode)

FUNCTIONAL DESCRIPTION

DEVICE CONFIGURATION

Table 1. CDCM9102 Pin Control of Output Enable

OE (Pin 7)	MODE	DEVICE CORE	OUTPUT
0	Power down	Power down	Hi-Z
1	Normal	Active	Active

Table 2. CDCM9102 Pin Configuration of Output Type

CONTROL PINS		OUTPUT MODE
OS1 (Pin 10)	OS0 (Pin 11)	
0	0	LVC MOS, OSCOUT = OFF
0	1	LVDS, OSCOUT = OFF
1	0	LVPECL, OSCOUT = OFF
1	1	LVPECL, OSCOUT = ON

Table 3. CDCM9102 Device Reset

RESET (Pin 12)	OPERATING MODE	DEVICE OUTPUTS
0	Device reset	Hi-Z
0 → 1	Clock generator calibration	Hi-Z
1	Normal	Active

APPLICATION INFORMATION

CRYSTAL INPUT (XIN) INTERFACE

The CDCM9102 implements a *Colpitts oscillator*, therefore, one side of the crystal connects to the XIN pin and the other crystal terminal connects to ground. The device requires the use of a fundamental-mode crystal, and the oscillator operates in parallel resonance mode. The correct load capacitance is necessary to ensure that the circuit oscillates properly. The load capacitance comprises all capacitances in the oscillator feedback loop (the capacitances seen between the terminals of the crystal in the circuit). It is important to account for all sources of capacitance when calculating the correct value for the external discrete load capacitance shown in [Figure 11](#).




Figure 11. Configuration of Circuit for CDCM9102 XIN Oscillator

The CDCM9102 has been characterized with 10-pF parallel-resonant crystals. The input stage of the crystal oscillator in the CDCM9102 is designed to oscillate at the correct frequency for all parallel-resonant crystals with low-pull capability and rated with a load capacitance that is equal to the sum of the on-chip load capacitance at the XIN pin ($C_{IN} = 10$ pF maximum), crystal stray capacitance, and board parasitic capacitance between the crystal and XIN pin. To minimize stray and parasitic capacitances, minimize the trace distance routed from the crystal to the XIN pin and avoid other active traces and/or active circuitry in the area of the crystal oscillator circuit. [Table 4](#) lists crystal types that have been evaluated with the CDCM9102.

Table 4. CDCM9102 Crystal Recommendations

MANUFACTURER	PART NUMBER
Vectron	VXC1-1133
Fox	218-3
Saronix	FP2650002

A mismatch of the load capacitance results in a frequency error according to [Equation 1](#):

$$\frac{\Delta f}{f} = \frac{C_S}{2(C_{Lr} + C_O)} - \frac{C_S}{2(C_{La} + C_O)} \quad (1)$$

where:

Δf is the frequency error required by the application.

f is the fundamental frequency of the crystal.

C_S is the motional capacitance of the crystal. This is a parameter in the data sheet of the crystal.

C_O is the shunt capacitance of the crystal. This is a parameter in the data sheet of the crystal.

C_{Lr} is the rated load capacitance of the crystal. This is a parameter in the data sheet of the crystal.

C_{La} is the actual load capacitance implemented on the PCB ($C_{IN} + \text{stray capacitance} + \text{parasitic capacitance} + C_L$).

The difference between the rated load capacitance (from the crystal datasheet) and the actual load capacitance ($C_{La} = C_{IN} + C_L + C_{STRAY} + C_{PARASITIC}$) should be minimized. A crystal with a low pull-ability rating (low C_S) is ideal.

Design Example:

Desired frequency tolerance $\Delta f \leq \pm 80$ ppm

Crystal Vendor Parameters:

Intrinsic Frequency Tolerance = ± 30 ppm

$$\begin{aligned}C_0 &= 7 \text{ pF (shunt capacitance)} \\C_S &= 10 \text{ fF (motional capacitance)} \\C_{Lr} &= 12 \text{ pF (load capacitance)}\end{aligned}$$

Substituting these parameters into [Equation 1](#) yields a maximum value of $C_{La} = 17 \text{ pF}$ in order to achieve the desired Δf ($\pm 50 \text{ ppm}$). Recall that $C_{La} = C_{IN} + C_L + C_{STRAY} + C_{PARASITIC} = 8 \text{ pF} + (C_L + C_{STRAY} + C_{PARASITIC})^{(1)}$. Ideally, the load presented to this crystal should be 12 pF ; therefore the sum of $(C_L + C_{STRAY} + C_{PARASITIC})$ must be less than 9 pF . Stray and parasitic capacitance must be controlled. This is because the Colpitts oscillator is particularly sensitive to capacitance in parallel with the crystal; therefore, good layout practice is essential. It is recommended that the designer extract the stray and parasitic capacitance from the printed circuit board design tool and adjust C_L accordingly to achieve $C_{Lr} = C_{La}$. In common scenarios, the external load capacitor is often unnecessary; however, it is recommended that pads be implemented to accommodate an external load capacitor so that the ppm error can be minimized.

STARTUP TIME ESTIMATION

The CDCM9102 contains a low-noise clock generator that calibrates to an optimal operating point at device power up. In order to ensure proper device operation, the oscillator must be stable prior to the low-noise clock generator calibration procedure. Quartz-based oscillators can take up to 2 ms to stabilize; therefore it is recommended that the application ensure that the RESET pin is de-asserted at least 5 ms after the power supply has finished ramping. This can be accomplished by controlling the RESET pin directly, or by applying a 47-nF capacitor to ground on the RESET pin (this provides a delay because the RESET pin includes a $150\text{-k}\Omega$ pullup resistor).

The CDCM9102 startup time can be estimated based on parameters defined in [Table 5](#) and graphically shown in [Figure 12](#).

Table 5. CDCM9102 Startup Time Dependencies

Parameter	Definition	Description	Formula / Method of Determination
t_{REF}	Reference clock period	The reciprocal of the applied reference frequency in seconds	$t_{REF} = \frac{1}{f_{REF}} = 0.04 \mu\text{s}$
t_{pul}	Power-up time (low limit)	Power-supply rise time to low limit of power-on-reset trip point	Time required for power supply to ramp to 2.27 V
t_{puh}	Power-up time (high limit)	Power supply rise time to high limit of power-on-reset trip point	Time required for power supply to ramp to 2.64 V
t_{rsu}	Reference start-up time	After POR releases, the Colpitts oscillator is enabled. This start-up time is required for the oscillator to generate the requisite signal levels for the delay block to be clocked by the reference input.	$500 \mu\text{s}$ best case and $800 \mu\text{s}$ worst case (for a crystal input)
t_{delay}	Delay time	Internal delay time generated from the reference clock. This delay provides time for the reference oscillator to stabilize.	$t_{delay} = 16,384 \times t_{REF} = 655 \mu\text{s}$
t_{VCO_CAL}	VCO calibration time	VCO calibration time generated from the reference clock. This process selects the operating point for the VCO based on the PLL settings.	$t_{VCO_CAL} = 550 \times t_{REF} = 22 \mu\text{s}$
t_{PLL_LOCK}	PLL lock time	Time required for PLL to lock within $\pm 10 \text{ ppm}$ of f_{REF}	The PLL settles in $12.5 \mu\text{s}$

(1) $C_{IN} = 8 \text{ pF}$ (typical), 10 pF (maximum). See the [Crystal Oscillator Input Port Characteristics](#) (XIN) table.




Figure 12. CDCM9102 Start-Up Time Dependencies

The CDCM9102 startup time limits, t_{MAX} and t_{MIN} , can now be calculated as follows

$$t_{MAX} = t_{puh} + t_{rsu} + t_{delay} + t_{VCO_CAL} + t_{PLL_LOCK}$$

$$t_{MIN} = t_{pul} + t_{rsu} + t_{delay} + t_{VCO_CAL} + t_{PLL_LOCK}$$

THERMAL MANAGEMENT

To ensure optimal performance and reliability, good thermal design practices are important when using the CDCM9102. Die temperature should be limited to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times θ_{JA} should not exceed 125°C.

The device package has an exposed pad that provides the primary heat removal path as well as an electrical grounding to the printed circuit board (PCB). To maximize the removal of heat from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. A recommended land and via pattern is shown in [Figure 13](#).




Figure 13. Recommended PCB Layout for CDCM9102

POWER SUPPLY FILTERING

PLL-based frequency synthesizers are very sensitive to noise on the power supply, which can dramatically increase the jitter of the PLL. This is especially true for analog-based PLLs. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is very critical to applications. A PLL has attenuated jitter due to power supply noise at frequencies beyond the PLL bandwidth due to attenuation by the loop response.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass

capacitors provide the very low-impedance path for high-frequency noise and guard the power supply system against induced fluctuations. The bypass capacitors also provide a source of instantaneous current as required by the device output stages. Therefore, bypass capacitors must have low ESR. To properly use the bypass capacitors, they must be placed very close to the power supply pins and must be laid out with short loops to minimize inductance.

Figure 14 shows a general recommendation for decoupling the power supply. The CDCM9102 power supplies fall into one of two categories: analog supplies (VDD3, VDD4, and VDD5), and input/output supplies (VDD1, VDD2, and VDD6). Short the analog supplies together to form the analog supply node; likewise, short the input/output supplies together to form the I/O supply node. Isolate the analog node from the PCB power supply and I/O node by inserting a ferrite bead. This helps isolate the high-frequency switching noises generated by the clock drivers and I/O from the sensitive analog supply node. Choosing an appropriate ferrite bead with low dc resistance is important, as it is imperative to maintain a voltage at the power-supply pin of the CDCM9102 that is over the minimum voltage needed for its proper operation.




Figure 14. CDCM9102 Power Supply Decoupling – Power Pin Bypass Concept

OUTPUT TERMINATION

The CDCM9102 is a 3.3-V clock driver which has the following options for the output type: LVPECL, LVDS, and LVCMOS.

LVPECL TERMINATION

The CDCM9102 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination is required to ensure correct operation of the device and to optimize signal integrity. The proper termination for LVPECL is 50 Ω to (V_{cc}-2) V but this dc voltage is not readily available on a board. Thus a Thevenin's equivalent circuit is worked out for the LVPECL termination in both direct-coupled (dc) and ac-coupled cases, as shown in Figure 15 and Figure 16. It is recommended to place all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, ac coupling is required.




Figure 15. LVPECL Output Termination (DC-Coupled)




Figure 16. LVPECL Output Termination (AC-Coupled)

LVDS TERMINATION

The proper LVDS termination for signal integrity over two 50-Ω lines is 100 Ω between the outputs on the receiver end. Either a direct-coupled (dc) termination or ac-coupled termination can be used for LVDS outputs, as shown in Figure 17 and Figure 18. It is recommended to place all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, ac coupling is required.



Figure 17. LVDS Output Termination (DC Coupled)




Figure 18. LVDS Output Termination (AC Coupling)

LVC MOS TERMINATION

Series termination is a common method to maintain the signal integrity for LVC MOS drivers, if connected to a receiver with a high-impedance input. For series termination, a series resistor, R_s , is placed close to the driver, as shown in Figure 19. The sum of the driver impedance and R_s should be close to the transmission-line impedance, which is usually 50 Ω. Because the LVC MOS driver in the CDCM9102 has an impedance of 30 Ω, R_s is recommended to be 22 Ω to maintain proper signal integrity.




Figure 19. LVC MOS Output Termination

INTERFACING BETWEEN LVPECL and HCSL (PCI Express)

Certain PCI Express applications require HCSL signaling. Because the common-mode voltage for LVPECL and HCSL are different, applications requiring HCSL signaling must use ac coupling as shown in Figure 20. The 150-Ω resistors ensure proper biasing of the CDCM9102 LVPECL output stage. The 471-Ω and 56-Ω resistor network biases the HCSL receiver input stage.




Figure 20. Interfacing Between LVPECL and HCSL

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCM9102RHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCM 9102	Samples
CDCM9102RHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCM 9102	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCM9102RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCM9102RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCM9102RHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
CDCM9102RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



4204326/D 06/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-220.

RHB (S-PVQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206356-2/Y 06/13

NOTE: A. All linear dimensions are in millimeters

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692
Email amall@ameya360.com
QQ 800077892
Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333
Email mkt@ameya360.com