

7-CHANNEL INTEGRATED ESD SOLUTION FOR VGA PORT WITH INTEGRATED LEVEL SHIFTER AND MATCHING IMPEDANCE

Check for Samples: TPD7S019

FEATURES


- 7-Channel ESD Protection Includes ESD Protection, Level-Shifting, Buffering and Sync Impedance Matching
- Exceeds IEC61000-4-2 (Level 4) ESD
 Protection to Requirements on the External Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC 61000-4-2 Contact Discharge
- Very Low Loading Capacitance from ESD Protection Diodes on VIDEO Lines (2.5 pF)
- 5-V Drivers for HSYNC and VSYNC Lines
- Integrated Impedance Matching Resistors on Sync Lines:
 - TPD7S019-15: 15-Ω Termination

- Bi-Directional Level Shifting N-Channel FETs Provided for DDC_CLK and DDC_DATA Channels
- Flow-Through Single-In-Line Pin Mapping Ensures no Additional Board Layout Burden while Placing the ESD Protection Chip Near the Connector


APPLICATIONS

- · VGA and DVI-I Ports in:
 - Desktop and Notebook PCs
 - Graphics Cards
 - Set Top Boxes
 - TV

RSV PACKAGE (TOP VIEW)



DBQ PACKAGE (TOP VIEW)



ORDERING INFORMATION

T _A	PACKAC	GE ^{(1) (2)}	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	μQFN – RSV	Tape and reel	TPD7S019-15RSVR	ZUS	
	SSOP/QSOP - DBQ	Tape and reel	TPD7S019-15DBQR	PQ19-15	

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

TERMINATION AT SYNC	PITCH	LENGTH (TYP)	WIDTH (TYP)	HEIGHT (MAX)	ORDERABLE PART NO.
15-Ω	0.635 mm	4.9 mm	6.0 mm	1.75 mm	TPD7S019-15DBQR
15-Ω	0.4 mm	2.6 mm	1.8 mm	0.55 mm	TPD7S019-15RSVR



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION/ORDERING INFORMATION

The TPD7S019 is an integrated 7-channel ESD solution for the VGA or DVI-I port connector. This device integrates ESD protection for all signals, level shifting for the DDC signals and buffering for the SYNC signals.

Three individual supply lines control the power rails of the VIDEO, DDC and SYNC channels to facilitate interfacing with low voltage video controller ICs in mixed supply-voltage environments.


Two non-inverting drivers provide buffering for the HSYNC and VSYNC signals from the video controller IC (SYNC1, SYNC2). These buffers accept TTL input levels and convert them to CMOS output levels that swing between Ground and VCC_SYNC, which is typically 5 V. Additionally, each driver has a series termination resistor (RT) connected to the SYNC_OUT pin, eliminating the external termination resistors typically required for the HSYNC and VSYNC lines of the video cable. At the SYNC output the TPD7S019 offers a 15- Ω series termination resistor to match transmission line impedances.

Two N-channel MOSFETs provide the level shifting function required when the DDC controller is operated at a lower supply voltage than the monitor. The gate terminals for the MOSFETs (VCC_DDC) should be connected to the supply rail (typically 3.3 V) that supplies power to the transceivers of the DDC controller.

The TPD7S019 confirms the IEC61000-4-2 (Level 4) system level ESD protection and ±15KV HBM ESD protection. This device is offered in space-saving 16-pin DBQ and 16-pin RSV packages.

The TPD7S019 is characterized for operation over ambient air temperature of -40°C to 85°C.

CIRCUIT DIAGRAM



TERMINAL FUNCTIONS

TE	RMINAL							
NAME	NAME NO.		TYPE	DESCRIPTION				
NAIVIE	DBQ	RSV						
ВҮР	8 6 Power		Power	Bypass pin. Using a 0.2 μF bypass capacitor will increase the ESD robustness of the system.				



TERMINAL FUNCTIONS (continued)

TE	RMINAL							
NABAT	NO).	TYPE	DESCRIPTION				
NAME	DBQ RSV							
DDC_IN1 DDC_IN2	10 11	8 9	1	DDC signal input. Connects to the VGA controller side of one of the sync lines.				
DDC_OUT1 DDC_OUT2	9 12	7 10	0	DDC signal output. Connects to the video connector side of one of the sync lines.				
GND	6	4	_	Ground				
SYNC_IN1 SYNC_IN2	13 15	11 13	1	Sync signal buffer input. Connects to the VGA controller side of one of the sync lines.				
SYNC_OUT1 SYNC_OUT2	14 16	12 14	0	Sync signal buffer output. Connects to the video connector side of one of the sync lines				
VCC_DDC	7	5	Power	Isolated supply input for the DDC_1 and DDC_2 level-shifting N-FET gates				
VCC_SYNC	1	15	Power	Isolated supply input for the SYNC_1 and SYNC_2 level shifters and their associated ESD protection circuits				
VCC_VIDEO	2	16	Power	Supply pin specifically for the VIDEO_1, VIDEO_2 and VIDEO_3 ESD protection circuits				
VIDEO1 VIDEO2 VIDEO3	3 4 5	1 2 3	ESD	High-speed ESD clamp input				

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC_VIDEO} , V _{CC_DDC} , V _{CC_SYNC}	Supply voltage		-0.5	6.0	V
$V_{IO(VIDEO)}$	IO voltage	VIDEOx pins	-0.5	V_{CC_VIDEO}	V
V _{I(SYNC)}	Input voltage	SYNC pins	-0.5	V _{CC_SYNC}	V
$V_{I(DDC)}$	Input voltage	DDC_INx pins	-0.5	6.0	V
V _{O(DDC)}	Output voltage	DDC_INx pins	-0.5	6.0	V
T _{stg}	Storage temperature		- 55	125	°C
-	IEC 61000-4-2 Contact Discharge	VIDEO, DDC_OUT, SYNC_OUT pins		±8	kV
	HBM ESD	VIDEO, DDC_OUT, SYNC_OUT pins		±15	1.1/
		VCC, DDC_IN, SYNC_IN, BYP Pins		±2	kV

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	-		MIN	MAX	UNIT
V _{CC_VIDEO} , V _{CC_DDC} , V _{CC_SYNC}	Supply voltage		0	5.5	V
V _{IO(VIDEO)}	IO voltage	VIDEOx pins	0	VCC_VIDEO	V
V _{I(SYNC)}	Input voltage	SYNC pins	0	VCC_SYNC	V
V _{I(DDC)}	Input voltage	DDC_INx pins	0	5.5	V
V _{O(DDC)}	Output voltage	DDC_INx Pins	0	5.5	V
T _A	Operating temperature		-40	85	°C



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TE	MIN	TYP	MAX	UNIT	
I _{CC_VIDEO}	V _{CC_VIDEO} supply current		V _{CC_VIDEO} = 5 V, GND	VIDEO inputs at V _{CC_VIDEO} or		1	10	μA
I _{CC_DDC}	V _{CC_DDC} supply current		$V_{CC_DDC} = 5 V$	V _{CC DDC} = 5 V			10	μΑ
ICC_SYNC	V _{CC_SYNC} supply current		$V_{CC_SYNC} = 5 V$,	SYNC inputs at GND or V _{CC_SYNC} , SYNC outputs unloaded		1	50	μA
				SYNC inputs at 3 V; SYNC outputs unloaded			2.0	mA
I _{IO_VIDEO}	VIDEO input/output pins		$V_{IO_VIDEO} = 3 V$			0.01	1.0	μΑ
I _{OFF}	DDC pin power down leaka	age current	$V_{CC_DDC} \le 0.4 \text{ V},$	$V_{DDC_OUT} = 5 V$		0.01	1.0	μΑ
V _D	Diode forward voltage for IVIDEO, DDC, SYNC output		$I_D = 8 \text{ mA}$, lower	-0.6	-0.8	-0.95	V	
R _{DYN_VIDEO}	Dynamic resistance (VIDE	O pins)	I = 1 A		1.0		Ω	
V _{IH}	High-level SYNC logic inpu	ıt voltage	V _{CC_SYNC} = 5 V		2.0			V
V _{IL}	Low-level SYNC logic inpu	t voltage	V _{CC_SYNC} = 5 V				0.6	V
V _{OH}	High-level SYNC logic outp	out voltage	$I_{OH} = 0 \text{ mA}, V_{CC}$	4.85			V	
V _{OH-15}	High-level SYNC logic output voltage	TPD7S019-15	$I_{OH} = 24 \text{ mA}, V_{CO}$	C_SYNC = 5 V	2			V
V _{OL}	Low-level SYNC logic outp	ut voltage	$I_{OH} = 0$ mA, V_{CC}	SYNC = 5 V			0.15	V
V _{OL-15}	Low-level SYNC logic output voltage	TPD7S019-15	$I_{OH} = 24 \text{ mA}, V_{CO}$	_{C_SYNC} = 5 V			0.8	V
R _T	SYNC driver output resistance	TPD7S019-15	V _{CC_SYNC} = 5 V, SYNC inputs at GND or 3 V			15		Ω
C _{IO_VIDEO}	IO capacitance of VIDEO p	pins	V _{IO} = 2.5 V		2.5	4	pF	
t _{PLH}	SYNC driver L => H propa	gation delay	$C_L = 50 \text{ pF}; V_{CC}$			12	ns	
t _{PHL}	SYNC driver H => L propa	gation delay	$C_L = 50 \text{ pF}; V_{CC}$			12	ns	
t _R , t _F	SYNC driver output rise &	fall times	$C_L = 50 \text{ pF}; V_{CC}$		4		ns	
V_{BR}	VIDEO ESD diode break-d	own voltage	I _{IO} = 1 mA					V

Typical Characteristics




Figure 1. TPD7S019-xx TLP VID1 to GND, Barth, T_{rf} = 10 ns






Figure 2. TPD7S019-xx IEC Clamping Waveforms Positive Contact




Figure 3. TPD7S019-xx IEC Clamping Waveforms Negative Contact






Figure 4. Leakage Current Trough VIDEO Pins $V_{\text{CC_VIDEO}} = 5 \text{ V}$




Figure 5. I_{OFF} (DDC_OUTx) $V_{CC_DDC} = 0 \text{ V}$



APPLICATION INFORMATION




Figure 6. Typical Application Schematics with TPD7S019

R_p: Pullup resistor for the DDC data and clock lines. Typically system designer selects 47 kΩ pullup values

 R_T : Line termination resistor for the RGB lines. RT is selected to match the transmission line. For a single-ended transmission line, RT can be anywhere from 50 Ω to 75 Ω depending on board trace impedance.

Some systems may require additional filters at the SYNC and RGB lines.

The TPD7S019 should be placed as close to the VGA port as possible.

The ESD protection channels VIDEO1, VIDEO2, VIDEO3 are identical circuits, they can be used interchangeably between the R, G, B signals.






Figure 7. Simplified Layout with TPD7S019 (Only IO Lines are Shown)



REVISION HISTORY

hanges from Original (August 2010) to Revision A					
Removed PREVIEW status from the RSV package	1				
Changes from Revision A (March 2012) to Revision B	Page				
Removed non released part descriptions from the datasheet.	1				



PACKAGE OPTION ADDENDUM

18-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPD7S019-15DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PQ19-15	Samples
TPD7S019-15RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZUS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Dec-2012


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD7S019-15DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPD7S019-15RSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1

www.ti.com 3-Dec-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD7S019-15DBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
TPD7S019-15RSVR	UQFN	RSV	16	3000	202.0	201.0	28.0




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- This package complies to JEDEC MO-288 variation UFHE, except minimum package thickness.



RSV (R-PUQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



DBQ (R-PDSO-G16)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com