

# CLASS V 2x2 LVDS CROSSPOINT SWITCH

Check for Samples: SN55LVCP22-SP

#### **FEATURES**

- High Speed (>1000 Mbps) Upgrade for DS90CP22 2x2 LVDS Crosspoint Switch
- · Low-Jitter Fully Differential Data Path
- 50 ps (Typ), of Peak-to-Peak Jitter With PRBS = 2<sup>23</sup>-1 Pattern
- Less Than 200 mW (Typ), 300 mW (Max) Total Power Dissipation
- Output (Channel-to-Channel) Skew Is 80 ps (Typ)
- Configurable as 2:1 Mux, 1:2 Demux, Repeater or 1:2 Signal Splitter
- Inputs Accept LVDS, LVPECL, and CML Signals
- Fast Switch Time of 1.7 ns (Typ)
- Fast Propagation Delay of 0.65 ns (Typ)
- Available in 16 pin CFP Package
- Inter-Operates With TIA/EIA-644-A LVDS Standard
- Military Temperature Range: –55°C to 125°C

#### **APPLICATIONS**


- Base Stations
- Add/Drop Muxes
- Protection Switching for Serial Backplanes
- Network Switches/Routers
- Optical Networking Line Cards/Switches
- Clock Distribution
- Engineering Evaluation (/EM) Samples are Available (1)
- (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. no burn-in, etc.) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance on full MIL specified temperature range of -55°C to 125°C or operating life.

#### DESCRIPTION

The SN55LVCP22 is a 2x2 crosspoint switch providing greater than 1000 Mbps operation for each path. The dual channels incorporate wide commonmode (0 V to 4 V) receivers, allowing for the receipt of LVDS, LVPECL, and CML signals. The dual outputs are LVDS drivers to provide low-power, low-EMI, high-speed operation. The SN55LVCP22 provides a single device supporting 2:2 buffering (repeating), 1:2 splitting, 2:1 multiplexing, 2x2 switching, and LVPECL/CML to LVDS translation on each channel. The flexible operation of the SN55LVCP22 provides a single device to support the redundant serial bus transmission needs (working and protection switching cards) of fault-tolerant switch systems found in optical networking, wireless infrastructure, and data communications systems. TI offers additional gigabit repeater/ translator and crosspoint products in the SN65LVDS100 and SN65LVDS122.

The SN55LVCP22 uses a fully differential data path to ensure low-noise generation, fast switching times, low pulse width distortion, and low jitter. Output channel-to- channel skew is 80 ps (typ) to ensure accurate alignment of outputs in all applications. Both SOIC and TSSOP package options are available to allow easy upgrade for existing solutions, and board area savings where space is critical.

#### **OUTPUTS OPERATING SIMULTANEOUSLY**



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### THERMAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS	VALUE	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance			82.5	°C/W
$\theta_{JC}$	Junction-to-case thermal resistance			7.5	°C/W
_	Davisa navon dissination	Typical	V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C, 1 Gbps	198	
$P_{D}$	Device power dissipation	Maximum	V <sub>CC</sub> = 3.6 V, T <sub>A</sub> = 125°C, 1 Gbps	313	mW



- A. See datasheet for absolute maximum and minimum recommended operating conditions.
- Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.


Figure 1. SN55LVCP22-SP Operating Life Derating Chart



**Table 1. FUNCTION TABLE** 

SEL0	SEL1	OUT0	OUT1	FUNCTION
0	0	IN0	IN0	1:2 Splitter
0	1	IN0	IN1	Repeater
1	0	IN1	IN0	Switch
1	1	IN1	IN1	1:2 Splitter


#### **FUNCTIONAL BLOCK DIAGRAM**







#### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**

# 7 V A





#### **OUTPUTS**



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

			UNITS
Supply voltage (2) range, \		–0.5 V to 4 V	
CMOS/TTL input voltage	–0.5 V to 4 V		
LVDS receiver input volta	−0.7 V to 4.3 V		
LVDS driver output voltag	–0.5 V to 4 V		
LVDS output short circuit	Continuous		
Storage temperature rang	–65°C to 125°C		
Maximum Junction temperature			150°C
Electrostatic discharge	Human body model <sup>(3)</sup>	All pins	±5 kV
	Charged-device mode (4)	All pins	±500 V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminals.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



#### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
Receiver input voltage	0		4	V
Operating Case Ttemperature range, T <sub>C</sub> <sup>(1)</sup>	<b>-</b> 55		125	°C
Magnitude of differential input voltage  V <sub>ID</sub>	0.1		3	V

<sup>(1)</sup> Maximum case temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

#### INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
CMOS/T	TL DC SPECIFICATIONS (EN0, EN1, SEL0, SEL1)					
V <sub>IH</sub>	High-level input voltage		2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage		GND		8.0	V
I <sub>IH</sub>	High-level input current	$V_{IN} = 3.6 \text{ V or } 2.0 \text{ V}, V_{CC} = 3.6 \text{ V}$	-25	±3	25	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = 0.0 V or 0.8 V, V <sub>CC</sub> = 3.6 V	-15	±1	15	μΑ
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = -18 mA		-0.8	-1.5	V
LVDS O	UTPUT SPECIFICATIONS (OUT0, OUT1)					
		$R_L = 75 \Omega$ , See Figure 3	255	365	475	
V <sub>OD</sub>	Differential output voltage	$R_L$ = 75 $\Omega$ , $V_{CC}$ = 3.3 V, $T_A$ = 25°C, See Figure 3	285	365	440	mV
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	V <sub>ID</sub> = ±100 mV, See Figure 3	-25		25	mV
Vos	Steady-state offset voltage	See Figure 4	1	1.2	1.45	V
ΔV <sub>OS</sub>	Change in steady-state offset voltage between logic states	See Figure 4	-25		25	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 4		50		mV
l <sub>OZ</sub>	High-impedance output current	V <sub>OUT</sub> = GND or V <sub>CC</sub>	-15		15	μΑ
I <sub>OFF</sub>	Power-off leakage current	V <sub>CC</sub> = 0 V, 1.5 V; V <sub>OUT</sub> = 3.6 V or GND	-15		15	μΑ
Ios	Output short-circuit current	V <sub>OUT+</sub> or V <sub>OUT-</sub> = 0 V			-8	mA
I <sub>OSB</sub>	Both outputs short-circuit current	V <sub>OUT+</sub> and V <sub>OUT-</sub> = 0 V	-8		8	mA
Co	Differential output capacitance	$V_I = 0.4 \sin(4E6\pi t) + 0.5 V$		3		pF
LVDS R	ECEIVER DC SPECIFICATIONS (IN0, IN1)	*			·	
$V_{TH}$	Positive-going differential input voltage threshold	See Figure 2 and Table 2			100	mV
$V_{TL}$	Negative-going differential input voltage threshold	See Figure 2 and Table 2	-100			mV
$V_{ID(HYS)}$	Differential input voltage hysteresis			25	150	mV
$V_{\text{CMR}}$	Common-mode voltage range	$V_{ID}$ = 100 mV, $V_{CC}$ = 3.0 V to 3.6 V	0.05		3.95	V
	Input ourront	$V_{IN} = 4 \text{ V}, V_{CC} = 3.6 \text{ V or } 0.0$	-18	±1	18	
I <sub>IN</sub>	Input current	$V_{IN} = 0 \text{ V}, V_{CC} = 3.6 \text{V or } 0.0$	-18	±1	18	μA
C <sub>IN</sub>	Differential input capacitance	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$		3		pF
SUPPLY	CURRENT					
Iccq	Quiescent supply current	$R_L = 75 \Omega$ , EN0=EN1=High		60	87	mA
I <sub>CCD</sub>	Total supply current	$R_L$ = 75 Ω, $C_L$ = 5 pF, 500 MHz (1000 Mbps), EN0=EN1=High		63	87	mA
I <sub>CCZ</sub>	3-state supply current	EN0 = EN1 = Low		25	35	mA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.



#### SWITCHING CHARACTERISTICS


over recommended operating conditions unless otherwise noted

	parameter	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SET</sub>	Input to SEL setup time	See Figure 7	2.2	0.8		ns
t <sub>HOLD</sub>	Input to SEL hold time	See Figure 7	2.2	1.0		ns
t <sub>SWITCH</sub>	SEL to switched output	See Figure 7		1.7	2.6	ns
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance	See Figure 6		2	8	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance	See Figure 6		2	8	ns
t <sub>PZH</sub>	Enable time, high-impedance -to-high-level output	See Figure 6		2	8	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output	See Figure 6		2	8	ns
t <sub>LHT</sub>	Differential output signal rise time (20%-80%) <sup>(1)</sup>	C <sub>L</sub> = 5 pF, See Figure 5		280	620	ps
t <sub>HLT</sub>	Differential output signal fall time (20%-80%) <sup>(1)</sup>	C <sub>L</sub> = 5 pF, See Figure 5		280	620	ps
		$V_{ID}$ = 200 mV, 50% duty cycle, $V_{CM}$ = 1.2 V, 50 MHz, $C_L$ = 5 pF		1.0 1.7 2 2 2 2 2 2 280	22.2	
		$V_{ID}$ = 200 mV, 50% duty cycle, $V_{CM}$ = 1.2 V, 240 MHz, $C_L$ = 5 pF		13.4	24.5	ps
t <sub>JIT</sub>	Added peak-to-peak jitter	$V_{ID}$ = 200 mV, 50% duty cycle, $V_{CM}$ = 1.2 V, 500 MHz, $C_L$ = 5 pF		14.4	35.7	
		$V_{ID}$ = 200 mV, PRBS = 2 <sup>15</sup> -1 data pattern, $V_{CM}$ = 1.2 V, 240 Mbps, $C_L$ = 5 pF		68.3	204	
		$V_{ID}$ = 200 mV, PRBS = 2 <sup>15</sup> -1 data pattern, $V_{CM}$ = 1.2 V, 1000 Mbps, $C_L$ = 5 pF		73.2	282	ps
		$V_{ID} = 200 \text{ mV}, 50\% \text{ duty cycle},  V_{CM} = 1.2 \text{ V}, 50 \text{ MHz}, C_L = 5 \text{ pF}$		0.97		
t <sub>Jrms</sub>	Added random jitter (rms)	$V_{ID}$ = 200 mV, 50% duty cycle, $V_{CM}$ = 1.2 V, 240 MHz, $C_L$ = 5 pF		0.85	1.53	ps <sub>RMS</sub>
		$V_{ID} = 200 \text{ mV}, 50\% \text{ duty cycle},  V_{CM} = 1.2 \text{ V}, 500 \text{ MHz}, C_L = 5 \text{ pF}$		0.86	1.79	
t <sub>PLHD</sub>	Propagation delay time, low-to-high-level output (1)		200	650	2350	ps
t <sub>PHLD</sub>	Propagation delay time, high-to-low-level output (1)		200	650	2350	ps
t <sub>skew</sub> (2)	Pulse skew ( t <sub>PLHD</sub> - t <sub>PHLD</sub>  ) <sup>(3)</sup>	C <sub>L</sub> = 5 pF, See Figure 5		45	160	ps
t <sub>CCS</sub>	Output channel-to-channel skew, splitter mode	C <sub>L</sub> = 5 pF, See Figure 5		80		ps
f <sub>MAX</sub> <sup>(2)</sup>	Maximum operating frequency (4)		1			GHz

 <sup>(1)</sup> Input: V<sub>IC</sub> = 1.2 V, V<sub>ID</sub> = 200 mV, 50% duty cycle, 1 MHz, t<sub>r</sub>/t<sub>f</sub> = 500 ps
 (2) t<sub>skew</sub> and f<sub>MAX</sub> parameters are guaranteed by characterization, but not production tested.
 (3) t<sub>skew</sub> is the magnitude of the time difference between the t<sub>PLHD</sub> and t<sub>PHLD</sub> of any output of a single device.
 (4) Signal generator conditions: 50% duty cycle, t<sub>r</sub> or t<sub>f</sub> ≤ 100 ps (10% to 90%), transmitter output criteria: duty cycle = 45% to 55% V<sub>OD</sub> ≥ 300 mV.



#### **PIN ASSIGNMENTS**



NC - No internal connection

#### PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage and Current Definitions





Figure 3. Differential Output Voltage (VoD) Test Circuit




NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns;  $R_L$  = 100  $\Omega$ ;  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.; the measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




#### PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le .25$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm$  10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 5. Timing Test Circuit and Waveforms



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm$  10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 6. Enable and Disable Time Circuit and Definitions




Table 2. Receiver Input Voltage Threshold Test

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT <sup>(1)</sup>
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	
1.25 V	1.15 V	100 mV	1.2 V	Н
1.15 V	1.25 V	−100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	Н
3.9 V	4. 0 V	-100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	Н
0.0 V	0.1 V	–100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	Н
0.7 V	1.7 V	-1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	Н
3.0 V	4.0 V	–1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	Н
0.0 V	1.0 V	-1000 mV	0.5 V	L

<sup>(1)</sup> H = high level, L = low level







NOTE: t<sub>SET</sub> and t<sub>HOLD</sub> times specify that data must be in a stable state before and after mux control switches.


Figure 7. Input to Select for Both Rising and Falling Edge Setup and Hold Times





#### TYPICAL CHARACTERISTICS



























# **TYPICAL CHARACTERISTICS (continued)**









Figure 19.

PEAK-TO-PEAK JITTER



Submit Documentation Feedback



#### **APPLICATION INFORMATION**

#### TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)




Figure 21. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 22. Current-Mode Logic (CML)




Figure 23. Single-Ended (LVPECL)




Figure 24. Low-Voltage Differential Signaling (LVDS)






Figure 25. 2 x 2 Crosspoint




Figure 26. 1:2 Spitter




Figure 27. Dual Repeater




Figure 28. 2:1 MUX



#### **REVISION HISTORY**

C	hanges from Original (June 2012) to Revision A	Page
•	Added /EM bullet to FEATURES	1
•	Deleted PACKAGE/ORDERING INFORMATION table	2
•	Changed SWITCHING CHARACTERISTICS, t <sub>JIT</sub> and t <sub>Jrms</sub>	6

Product Folder Links : SN55LVCP22-SP



#### PACKAGE OPTION ADDENDUM

9-Jan-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-1124201VFA	ACTIVE	CFP	W	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	5962-1124201VF A LVCP22W-SP	Samples
SN55LVCP22W/EM	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	25 Only	SN55LVCP22W/EM EVAL ONLY	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



#### **PACKAGE OPTION ADDENDUM**


9-Jan-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

## Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

## > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com