## 16-channel Fm+ I²C-bus 57 mA constant current LED driver

## 1. General description

The PCA9952 and PCA9955 are $\mathrm{I}^{2} \mathrm{C}$-bus controlled 16 -channel constant current LED driver optimized for dimming and blinking 57 mA Red/Green/Blue/Amber (RGBA) LEDs in amusement products. Each LEDn output has its own 8-bit resolution (256 steps) fixed frequency individual PWM controller that operates at 31.25 kHz with a duty cycle that is adjustable from $0 \%$ to 99.6 \% to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 122 Hz and an adjustable frequency between 15 Hz to once every 16.8 seconds with a duty cycle that is adjustable from $0 \%$ to $99.6 \%$ that is used to either dim or blink all LEDs with the same value.

Each LEDn output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCA9952 and PCA9955 operate with a supply voltage range of 3 V to 5.5 V and the constant current sink LEDn outputs allow up to 40 V for the LED supply. The output peak current is adjustable with an 8-bit linear DAC from $225 \mu \mathrm{~A}$ to 57 mA .

These devices have built-in open, short load and overtemperature detection circuitry. The error information from the corresponding register can be read via the $\mathrm{I}^{2} \mathrm{C}$-bus. Additionally, a thermal shutdown feature protects the device when internal junction temperature exceeds the limit allowed for the process.

The PCA9952 and PCA9955 devices have Fast-mode Plus (Fm+) ${ }^{2}$ C -bus interface. Fm+ devices offer higher frequency (up to 1 MHz ) or more densely populated bus operation (up to 4000 pF ).

The PCA9952 is identical to PCA9955 except for the following differences:

- The PCA9952 has only three hardware address pins compared to four on PCA9955.
- The PCA9952 has an output enable pin ( $\overline{\mathrm{OE}})$ and the PCA9955 does not.

The active LOW output enable input pin ( $\overline{\mathrm{OE})}$, available only on PCA9952, blinks all the LEDn outputs and can be used to externally PWM the outputs, which is useful when multiple devices need to be dimmed or blinked together without using software control.

Software programmable LED Group and three Sub Call $1^{2}$ C-bus addresses allow all or defined groups of PCA9952/55 devices to respond to a common $I^{2} \mathrm{C}$-bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing $I^{2} \mathrm{C}$-bus commands. On power-up, PCA9952/55 will have a unique Sub Call address to identify it as a 16-channel LED driver. This allows mixing of devices with different channel widths. Four hardware address pins on PCA9955 allow up to 16 devices on the same bus. In the case of PCA9952, three hardware address pins allow up to 8 devices on the same bus.

The Software Reset (SWRST) function allows the master to perform a reset of the PCA9952/55 through the $I^{2}$ C-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the output current switches to be OFF (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition

## 2. Features and benefits

- 16 LED drivers. Each output programmable at:
- Off
- On
- Programmable LED brightness
- Programmable group dimming/blinking mixed with individual LED brightness
- Programmable LEDn output enable delay to reduce EMI and surge currents
- 16 constant current output channels can sink up to 57 mA , tolerate up to 40 V when OFF
■ Output current adjusted through an external resistor
- Output current accuracy
- $\pm 6$ \% between output channels
$\pm \pm$ \% between PCA9952/55 devices
- Open/short load/overtemperature detection mode to detect individual LED errors
- 1 MHz Fast-mode Plus compatible $\mathrm{I}^{2} \mathrm{C}$-bus interface with 30 mA high drive capability on SDA output for driving high capacitive buses
- 256-step (8-bit) linear programmable brightness per LEDn output varying from fully off (default) to maximum brightness using a 31.25 kHz PWM signal
- 256-step group brightness control allows general dimming (using a 122 Hz PWM signal) from fully off to maximum brightness (default)
■ 256-step group blinking with frequency programmable from 15 Hz to 16.8 s and duty cycle from 0 \% to 99.6 \%
- Output state change programmable on the Acknowledge or the STOP Command to update outputs byte-by-byte or all at the same time (default to 'Change on STOP').
- Active LOW Output Enable ( $\overline{\mathrm{OE}})$ input pin (only on PCA9952) allows for hardware blinking and dimming of the LEDs
- Four hardware address pins allow 16 PCA9955 devices to be connected to the same $I^{2} \mathrm{C}$-bus and to be individually programmed
- Four software programmable $I^{2}$ C-bus addresses (one LED Group Call address and three LED Sub Call addresses) allow groups of devices to be addressed at the same time in any combination (for example, one register used for 'All Call' so that all the PCA9952/55s on the $I^{2}$ C-bus can be addressed at the same time and the second register used for three different addresses so that $1 / 3$ of all devices on the bus can be addressed at the same time in a group). Software enable and disable for each programmable $\mathrm{I}^{2} \mathrm{C}$-bus address.
- Unique power-up default Sub Call address allows mixing of devices with different channel widths
- Software Reset feature (SWRST Call) allows the device to be reset through the ${ }^{12}$ C-bus

■ 8 MHz internal oscillator requires no external components

- Internal power-on reset
- Noise filter on SDA/SCL inputs
- No glitch on LED on power-up
- Low standby current
- Operating power supply voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ range of 3 V to 5.5 V
- 5.5 V tolerant inputs on non-LED pins
- Operating temperature:
$-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PCA9952TW, PCA9955TW)
$\checkmark-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PCA9952TW/Q900, PCA9955TW/Q900)
■ ESD protection exceeds 2000 V HBM per JESD22-A114, 750 V CDM (PCA9952TW, PCA9955TW), and 500 V CDM (PCA9952TW/Q900, PCA9955TW/Q900) per JESD22-C101

■ Latch-up testing is done to JEDEC Standard JESD78 Class II, Level B

- Packages offered: HTSSOP28


## 3. Applications

- Amusement products
- RGB or RGBA LED drivers
- LED status information
- LED displays
- LCD backlights
- Keypad backlights for cellular phones or handheld devices
- Automotive lighting (PCA9952TW/Q900, PCA9955TW/Q900)


## 4. Ordering information

Table 1. Ordering information

| Type number | Topside marking | Package |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Description | Version |
| PCA9952TW | PCA9952 | HTSSOP28 | plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm ; lead pitch 0.65 mm ; exposed die pad | SOT1172-2 |
| PCA9952TW/Q900[1] | PCA9952 | HTSSOP28 | plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm ; lead pitch 0.65 mm ; exposed die pad | SOT1172-2 |
| PCA9955TW | PCA9955 | HTSSOP28 | plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm ; lead pitch 0.65 mm ; exposed die pad | SOT1172-2 |
| PCA9955TW/Q900[1] | PCA9955 | HTSSOP28 | plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm ; lead pitch 0.65 mm ; exposed die pad | SOT1172-2 |

[1] PCA9952TW/Q900 and PCA9955TW/Q900 are AEC-Q100 compliant.

### 4.1 Ordering options

Table 2. Ordering options

| Type number | Orderable <br> part number | Package | Packing method | Minimum <br> order <br> quantity | Temperature |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## 5. Block diagram



Dim repetition rate $=122 \mathrm{~Hz}$.
Blink repetition rate $=15 \mathrm{~Hz}$ to every 16.8 seconds.
(1) On PCA9955 this pin is address pin A3. On PCA9952 this pin is $\overline{\mathrm{OE}}$.

Fig 1. Block diagram of PCA9952/55

## 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 3. PCA9952 pin description

| Symbol | Pin | Type | Description |
| :---: | :---: | :---: | :---: |
| REXT | 1 | 1 | current set resistor input; resistor to ground |
| A0 | 2 | 1 | address input 0[1] |
| A1 | 3 | 1 | address input $1^{[1]}$ |
| A2 | 4 | 1 | address input $2{ }^{[1]}$ |
| $\overline{O E}$ | 5 | 1 | active LOW output enable |
| LEDO | 6 | 0 | LED driver 0 |
| LED1 | 7 | 0 | LED driver 1 |
| LED2 | 8 | 0 | LED driver 2 |
| LED3 | 9 | 0 | LED driver 3 |
| LED4 | 11 | 0 | LED driver 4 |
| LED5 | 12 | 0 | LED driver 5 |
| LED6 | 13 | 0 | LED driver 6 |
| LED7 | 14 | 0 | LED driver 7 |
| LED8 | 15 | 0 | LED driver 8 |
| LED9 | 16 | 0 | LED driver 9 |
| LED10 | 17 | 0 | LED driver 10 |
| LED11 | 18 | 0 | LED driver 11 |
| LED12 | 20 | 0 | LED driver 12 |
| LED13 | 21 | 0 | LED driver 13 |
| LED14 | 22 | 0 | LED driver 14 |
| LED15 | 23 | 0 | LED driver 15 |
| RESET | 25 | 1 | active LOW reset input |
| SCL | 26 | 1 | serial clock line |
| SDA | 27 | I/O | serial data line |
| $\mathrm{V}_{\text {SS }}$ | 10, 19, 24[2] | ground | supply ground |
| $V_{\text {DD }}$ | 28 | power supply | supply voltage |

[1] In order to obtain the best system level ESD performance, a standard pull-up resistor (10 k $\Omega$ typical) is required for any address pin connecting to $V_{D D}$. For additional information on system level ESD performance, please refer to application notes AN10897 and AN11131.
[2] HTSSOP28 package supply ground is connected to both $\mathrm{V}_{\mathrm{SS}}$ pins and exposed center pad. $\mathrm{V}_{\mathrm{SS}}$ pins must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

Table 4. PCA9955 pin description

| Symbol | Pin | Type | Description |
| :---: | :---: | :---: | :---: |
| REXT | 1 | 1 | current set resistor input; resistor to ground |
| A0 | 2 | 1 | address input 0[1] |
| A1 | 3 | 1 | address input $1^{[1]}$ |
| A2 | 4 | 1 | address input $2{ }^{[1]}$ |
| A3 | 5 | 1 | address input 3 [ $\underline{1]}$ |
| LEDO | 6 | 0 | LED driver 0 |
| LED1 | 7 | 0 | LED driver 1 |
| LED2 | 8 | 0 | LED driver 2 |
| LED3 | 9 | 0 | LED driver 3 |
| LED4 | 11 | 0 | LED driver 4 |
| LED5 | 12 | 0 | LED driver 5 |
| LED6 | 13 | 0 | LED driver 6 |
| LED7 | 14 | O | LED driver 7 |
| LED8 | 15 | 0 | LED driver 8 |
| LED9 | 16 | 0 | LED driver 9 |
| LED10 | 17 | 0 | LED driver 10 |
| LED11 | 18 | 0 | LED driver 11 |
| LED12 | 20 | 0 | LED driver 12 |
| LED13 | 21 | 0 | LED driver 13 |
| LED14 | 22 | 0 | LED driver 14 |
| LED15 | 23 | 0 | LED driver 15 |
| RESET | 25 | 1 | active LOW reset input |
| SCL | 26 | 1 | serial clock line |
| SDA | 27 | I/O | serial data line |
| $\mathrm{V}_{\text {SS }}$ | 10, 19, 24[2] | ground | supply ground |
| $V_{\text {DD }}$ | 28 | power supply | supply voltage |

[1] In order to obtain the best system level ESD performance, a standard pull-up resistor (10 k $\Omega$ typical) is required for any address pin connecting to $\mathrm{V}_{\mathrm{DD}}$. For additional information on system level ESD performance, please refer to application notes AN10897 and AN11131.
[2] HTSSOP28 package supply ground is connected to both $\mathrm{V}_{\mathrm{SS}}$ pins and exposed center pad. $\mathrm{V}_{\mathrm{SS}}$ pins must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

## 7. Functional description

Refer to Figure 1 "Block diagram of PCA9952/55".

### 7.1 Device addresses

Following a START condition, the bus master must output the address of the slave it is accessing.

For PCA9955 there are a maximum of 16 possible programmable addresses using the 4 hardware address pins.

For PCA9952 there are a maximum of 8 possible programmable addresses using the 3 hardware address pins.

### 7.1.1 Regular ${ }^{2}{ }^{2} \mathrm{C}$-bus slave address

The $\mathrm{I}^{2} \mathrm{C}$-bus slave address of the PCA9955 is shown in Figure 3. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW externally. Figure 4 shows the ${ }^{2}{ }^{2} \mathrm{C}$-bus slave address of the PCA9952.

Remark: Reserved $I^{2} \mathrm{C}$-bus addresses must be used with caution since they can interfere with:

- 'reserved for future use' ${ }^{2}$ ²-bus addresses (0000 011, 1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)
- slave devices that are designed to respond to the General Call address (0000 000)
- High-speed mode (Hs-mode) master code (0000 1XX)


Fig 3. PCA9955 slave address


Fig 4. PCA9952 slave address

The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 7.1.2 LED All Call I²C-bus address

- Default power-up value (ALLCALLADR register): EOh or 1110 000X
- Programmable through $I^{2} \mathrm{C}$-bus (volatile programming)
- At power-up, LED All Call $I^{2}$ C-bus address is enabled. PCA9952/55 sends an ACK when $E 0 h(R / \bar{W}=0)$ or $E 1 h(R / \bar{W}=1)$ is sent by the master.

See Section 7.3.10 "ALLCALLADR, LED All Call I $\underline{\underline{C} \text {-bus address" for more detail. }}$

Remark: The default LED All Call $I^{2}$ C-bus address (EOh or 1110 000X) must not be used as a regular $\mathrm{I}^{2} \mathrm{C}$-bus slave address since this address is enabled at power-up. All of the PCA9952/55s on the $I^{2} \mathrm{C}$-bus will acknowledge the address if sent by the $\mathrm{I}^{2} \mathrm{C}$-bus master.

### 7.1.3 LED bit Sub Call I² ${ }^{2}$-bus addresses

- 3 different $\mathrm{I}^{2} \mathrm{C}$-bus addresses can be used
- Default power-up values:
- SUBADR1 register: ECh or 1110 110X
- SUBADR2 register: ECh or 1110 110X
- SUBADR3 register: ECh or 1110 110X
- Programmable through $I^{2} \mathrm{C}$-bus (volatile programming)
- At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 ${ }^{2} \mathrm{C}$-bus addresses are disabled.

Remark: At power-up SUBADR1 identifies this device as a 16-channel driver.
See Section 7.3.9 "LED bit Sub Call I 2 C-bus addresses for PCA9952/55" for more detail.
Remark: The default LED Sub Call $I^{2} \mathrm{C}$-bus addresses may be used as regular $\mathrm{I}^{2} \mathrm{C}$-bus slave addresses as long as they are disabled.

### 7.2 Control register

Following the successful acknowledgement of the slave address, LED All Call address or LED Sub Call address, the bus master will send a byte to the PCA9952/55, which will be stored in the Control register.

The lowest 7 bits are used as a pointer to determine which register will be accessed (D[6:0]). The highest bit is used as Auto-Increment Flag (AIF). The AIF is active by default at power-up.

This bit along with the MODE1 register bit 5 and bit 6 provide the Auto-Increment feature.

reset state $=80 h$
Remark: The Control register does not apply to the Software Reset $\mathrm{I}^{2} \mathrm{C}$-bus address.
Fig 5. Control register
When the Auto-Increment Flag is set (AIF = logic 1), the seven low-order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AIO values of MODE1 register.

Table 5. Auto-Increment options
\(\left.\left.$$
\begin{array}{lllll}\hline \text { AIF } & \text { AII }{ }^{[1]} & \text { AIO }{ }^{[1]} & \text { Function } \\
0 & 0 & 0 & \text { no Auto-Increment }\end{array}
$$\right] \begin{array}{lll}Auto-Increment for registers (00h to 41h). D[6:0] roll over to 00h after the last <br>

register 41h is accessed.\end{array}\right]\)| Auto-Increment for individual brightness registers only (0Ah to 19h). D[6:0] roll |
| :--- |
| over to 0Ah after the last register (19h) is accessed. |

[1] AI1 and AIO come from MODE1 register.
Remark: Other combinations not shown in Table 5 (AIF + AI[1:0] = 001b, 010b and 011b) are reserved and must not be used for proper device operation.

AIF $+\mathrm{AI}[1: 0]=000 \mathrm{~b}$ is used when the same register must be accessed several times during a single $\mathrm{I}^{2} \mathrm{C}$-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

AIF $+\operatorname{AI}[1: 0]=100 \mathrm{~b}$ is used when all the registers must be sequentially accessed, for example, power-up programming.

AIF + AI[1:0] = 101b is used when the 16 LED drivers must be individually programmed with different values during the same $I^{2} C$-bus communication, for example, changing color setting to another color setting.

AIF + AI[1:0] = 110b is used when MODE1 to IREF15 registers must be programmed with different settings during the same $I^{2} \mathrm{C}$-bus communication.

AIF + AI[1:0] = 111b is used when the 16 LED drivers must be individually programmed with different values in addition to global programming.

Only the 7 least significant bits $\mathrm{D}[6: 0]$ are affected by the AIF, AI1 and AIO bits.
When the Control register is written, the register entry point determined by $D[6: 0]$ is the first register that will be addressed (read or write operation), and can be anywhere between 00h and 41h (as defined in Table 6). When AIF = 1, the Auto-Increment Flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AIF, AI1 and AIO. See Table 5 for rollover values. For example, if MODE1 register bit AI1 = 0 and AIO = 1 and if the Control register = 1001 0000, then the register addressing sequence will be (in hexadecimal):
$10 \rightarrow 11 \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots$ as long as the master keeps sending or reading data.

If MODE1 register bit AI1 $=0$ and $\mathrm{AIO}=0$ and if the Control register $=10100010$, then the register addressing sequence will be (in hexadecimal):
$22 \rightarrow 23 \rightarrow \ldots \rightarrow 41 \rightarrow 00 \rightarrow 01 \rightarrow \ldots \rightarrow 19 \rightarrow 0 \mathrm{~A} \rightarrow 0 \mathrm{~B} \rightarrow \ldots$ as long as the master keeps sending or reading data.

If MODE1 register bit AI1 $=0$ and $\mathrm{AIO}=1$ and if the Control register $=10000101$, then the register addressing sequence will be (in hexadecimal):
$05 \rightarrow 06 \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots \rightarrow 19 \rightarrow \mathrm{OA} \rightarrow \mathrm{OB} \rightarrow \ldots$ as long as the master keeps sending or reading data.

Remark: Writing to registers marked 'not used' will return NACK.

### 7.3 Register definitions

Table 6. Register summary ${ }^{[1]}$

| Register number (hexadecimal) | D6 | D5 | D4 | D3 | D2 | D1 | DO | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MODE1 | read/write | Mode register 1 |
| 01h | 0 | 0 | 0 | 0 | 0 | 0 | 1 | MODE2 | read/write | Mode register 2 |
| 02h | 0 | 0 | 0 | 0 | 0 | 1 | 0 | LEDOUT0 | read/write | LEDn output state 0 |
| 03h | 0 | 0 | 0 | 0 | 0 | 1 | 1 | LEDOUT1 | read/write | LEDn output state 1 |
| 04h | 0 | 0 | 0 | 0 | 1 | 0 | 0 | LEDOUT2 | read/write | LEDn output state 2 |
| 05h | 0 | 0 | 0 | 0 | 1 | 0 | 1 | LEDOUT3 | read/write | LEDn output state 3 |
| 06h | 0 | 0 | 0 | 0 | 1 | 1 | 0 | - | read/write | not used[ ${ }^{[1]}$ |
| 07h | 0 | 0 | 0 | 0 | 1 | 1 | 1 | - | read/write | not used[ ${ }^{[1]}$ |
| 08h | 0 | 0 | 0 | 1 | 0 | 0 | 0 | GRPPWM | read/write | group duty cycle control |
| 09h | 0 | 0 | 0 | 1 | 0 | 0 | 1 | GRPFREQ | read/write | group frequency |
| OAh | 0 | 0 | 0 | 1 | 0 | 1 | 0 | PWMO | read/write | brightness control LEDO |
| OBh | 0 | 0 | 0 | 1 | 0 | 1 | 1 | PWM1 | read/write | brightness control LED1 |
| OCh | 0 | 0 | 0 | 1 | 1 | 0 | 0 | PWM2 | read/write | brightness control LED2 |
| ODh | 0 | 0 | 0 | 1 | 1 | 0 | 1 | PWM3 | read/write | brightness control LED3 |
| OEh | 0 | 0 | 0 | 1 | 1 | 1 | 0 | PWM4 | read/write | brightness control LED4 |
| OFh | 0 | 0 | 0 | 1 | 1 | 1 | 1 | PWM5 | read/write | brightness control LED5 |
| 10h | 0 | 0 | 1 | 0 | 0 | 0 | 0 | PWM6 | read/write | brightness control LED6 |
| 11h | 0 | 0 | 1 | 0 | 0 | 0 | 1 | PWM7 | read/write | brightness control LED7 |
| 12h | 0 | 0 | 1 | 0 | 0 | 1 | 0 | PWM8 | read/write | brightness control LED8 |
| 13h | 0 | 0 | 1 | 0 | 0 | 1 | 1 | PWM9 | read/write | brightness control LED9 |
| 14h | 0 | 0 | 1 | 0 | 1 | 0 | 0 | PWM10 | read/write | brightness control LED10 |
| 15h | 0 | 0 | 1 | 0 | 1 | 0 | 1 | PWM11 | read/write | brightness control LED11 |
| 16h | 0 | 0 | 1 | 0 | 1 | 1 | 0 | PWM12 | read/write | brightness control LED12 |
| 17h | 0 | 0 | 1 | 0 | 1 | 1 | 1 | PWM13 | read/write | brightness control LED13 |
| 18h | 0 | 0 | 1 | 1 | 0 | 0 | 0 | PWM14 | read/write | brightness control LED14 |
| 19h | 0 | 0 | 1 | 1 | 0 | 0 | 1 | PWM15 | read/write | brightness control LED15 |
| 1Ah to 21h | - | - | - | - | - | - | - | - | read/write | not used[ [1] |
| 22h | 0 | 1 | 0 | 0 | 0 | 1 | 0 | IREF0 | read/write | output gain control register 0 |
| 23h | 0 | 1 | 0 | 0 | 0 | 1 | 1 | IREF1 | read/write | output gain control register 1 |
| 24h | 0 | 1 | 0 | 0 | 1 | 0 | 0 | IREF2 | read/write | output gain control register 2 |
| 25h | 0 | 1 | 0 | 0 | 1 | 0 | 1 | IREF3 | read/write | output gain control register 3 |
| 26h | 0 | 1 | 0 | 0 | 1 | 1 | 0 | IREF4 | read/write | output gain control register 4 |

Table 6. Register summary ${ }^{[1]}$...continued

| Register number (hexadecimal) | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Name | Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27h | 0 | 1 | 0 | 0 | 1 | 1 | 1 | IREF5 | read/write | output gain control register 5 |
| 28h | 0 | 1 | 0 | 1 | 0 | 0 | 0 | IREF6 | read/write | output gain control register 6 |
| 29h | 0 | 1 | 0 | 1 | 0 | 0 | 1 | IREF7 | read/write | output gain control register 7 |
| 2Ah | 0 | 1 | 0 | 1 | 0 | 1 | 0 | IREF8 | read/write | output gain control register 8 |
| 2Bh | 0 | 1 | 0 | 1 | 0 | 1 | 1 | IREF9 | read/write | output gain control register 9 |
| 2Ch | 0 | 1 | 0 | 1 | 1 | 0 | 0 | IREF10 | read/write | output gain control register 10 |
| 2Dh | 0 | 1 | 0 | 1 | 1 | 0 | 1 | IREF11 | read/write | output gain control register 11 |
| 2Eh | 0 | 1 | 0 | 1 | 1 | 1 | 0 | IREF12 | read/write | output gain control register 12 |
| 2Fh | 0 | 1 | 0 | 1 | 1 | 1 | 1 | IREF13 | read/write | output gain control register 13 |
| 30h | 0 | 1 | 1 | 0 | 0 | 0 | 0 | IREF14 | read/write | output gain control register 14 |
| 31h | 0 | 1 | 1 | 0 | 0 | 0 | 1 | IREF15 | read/write | output gain control register 15 |
| 32h to 39h | - | - | - | - | - | - | - | - | read/write | not used[1] |
| 3Ah | 0 | 1 | 1 | 1 | 0 | 1 | 0 | OFFSET | read/write | Offset/delay on LEDn outputs |
| 3Bh | 0 | 1 | 1 | 1 | 0 | 1 | 1 | SUBADR1 | read/write | ${ }^{2} \mathrm{C}$-bus subaddress 1 |
| 3Ch | 0 | 1 | 1 | 1 | 1 | 0 | 0 | SUBADR2 | read/write | $1^{2} \mathrm{C}$-bus subaddress 2 |
| 3Dh | 0 | 1 | 1 | 1 | 1 | 0 | 1 | SUBADR3 | read/write | $1^{2} \mathrm{C}$-bus subaddress 3 |
| 3Eh | 0 | 1 | 1 | 1 | 1 | 1 | 0 | ALLCALLADR | read/write | All Call ${ }^{2} \mathrm{C}$-bus address |
| 3Fh | 0 | 1 | 1 | 1 | 1 | 1 | 1 | RESERVED1 | read/write | reserved[2] |
| 40h | 1 | 0 | 0 | 0 | 0 | 0 | 0 | RESERVED2 | read only | reserved[2] |
| 41h | 1 | 0 | 0 | 0 | 0 | 0 | 1 | RESERVED3 | read only | reserved[2] |
| 42h | 1 | 0 | 0 | 0 | 0 | 1 | 0 | PWMALL | write only | brightness control for all LEDn |
| 43h | 1 | 0 | 0 | 0 | 0 | 1 | 1 | IREFALL | write only | output gain control for all registers IREFO to IREF15 |
| 44h | 1 | 0 | 0 | 0 | 1 | 0 | 0 | EFLAG0 | read only | output error flag 0 |
| 45h | 1 | 0 | 0 | 0 | 1 | 0 | 1 | EFLAG1 | read only | output error flag 1 |
| 46h to 7Fh | - | - | - | - | - | , | , | - | read only | not used[1] |

[1] Remark: Writing to registers marked 'not used' will return a NACK.
[2] Remark: Writing to registers marked 'reserved' will not change any functionality in the chip.

### 7.3.1 MODE1 — Mode register 1

Table 7. MODE1 - Mode register 1 (address 00h) bit description Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | AIF | read only | 0 | Register Auto-Increment disabled. |
|  |  |  | 1* | Register Auto-Increment enabled. |
| 6 | Al1 | R/W | 0* | Auto-Increment bit $1=0$. Auto-increment range as defined in Table 5. |
|  |  |  | 1 | Auto-Increment bit $1=1$. Auto-increment range as defined in Table 5. |
| 5 | AIO | R/W | 0* | Auto-Increment bit $0=0$. Auto-increment range as defined in Table 5 . |
|  |  |  | 1 | Auto-Increment bit $0=1$. Auto-increment range as defined in Table 5. |
| 4 | SLEEP | R/W | 0* | Normal mode[1]. |
|  |  |  | 1 | Low-power mode. Oscillator off[[]. |
| 3 | SUB1 | R/W | 0 | PCA9952; PCA9955 does not respond to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 1. |
|  |  |  | 1* | PCA9952; PCA9955 responds to $I^{2} \mathrm{C}$-bus subaddress 1. |
| 2 | SUB2 | R/W | 0* | PCA9952; PCA9955 does not respond to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 2. |
|  |  |  | 1 | PCA9952; PCA9955 responds to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 2. |
| 1 | SUB3 | R/W | 0* | PCA9952; PCA9955 does not respond to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 3. |
|  |  |  | 1 | PCA9952; PCA9955 responds to $\mathrm{I}^{2} \mathrm{C}$-bus subaddress 3. |
| 0 | ALLCALL | R/W | 0 | PCA9952; PCA9955 does not respond to LED All Call ${ }^{2} \mathrm{C}$-bus address. |
|  |  |  | 1* | PCA9952; PCA9955 responds to LED All Call ${ }^{2} \mathrm{C}$-bus address. |

[1] It takes $500 \mu$ s max. for the oscillator to be up and running once SLEEP bit has been set to logic 0 . Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the $500 \mu s$ window.
[2] No blinking or dimming is possible when the oscillator is off.

### 7.3.2 MODE2 — Mode register 2

Table 8. MODE2 - Mode register 2 (address 01h) bit description
Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| 7 | OVERTEMP | read only | $0^{*}$ | O.K. |
| 6 | FAULTTEST | R/W | $0^{*}$ | LED fault test complete |
|  |  |  | 1 | start fault test |
| 5 | DMBLNK | R/W | $0^{*}$ | group control = dimming. |
| 4 | - | read only | $0^{*}$ | reserved |
| 3 | OCH | R/W | $0^{*}$ | outputs change on STOP command |
| 2 | - | read only | $1^{*}$ | reserved |
| 1 | - | read only | $0^{*}$ | reserved |
| 0 | - | read only | $1^{*}$ | reserved |

### 7.3.3 LEDOUT0 to LEDOUT3, LED driver output state

Table 9. LEDOUT0 to LEDOUT3 - LED driver output state registers (address 02h to 05h) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02h | LEDOUTO | 7:6 | LDR3 | R/W | 00* | LED3 output state control |
|  |  | 5:4 | LDR2 | R/W | 00* | LED2 output state control |
|  |  | 3:2 | LDR1 | R/W | 00* | LED1 output state control |
|  |  | 1:0 | LDR0 | R/W | 00* | LEDO output state control |
| 03h | LEDOUT1 | 7:6 | LDR7 | R/W | 00* | LED7 output state control |
|  |  | 5:4 | LDR6 | R/W | 00* | LED6 output state control |
|  |  | 3:2 | LDR5 | R/W | 00* | LED5 output state control |
|  |  | 1:0 | LDR4 | R/W | 00* | LED4 output state control |
| 04h | LEDOUT2 | 7:6 | LDR11 | R/W | 00* | LED11 output state control |
|  |  | 5:4 | LDR10 | R/W | 00* | LED10 output state control |
|  |  | 3:2 | LDR9 | R/W | 00* | LED9 output state control |
|  |  | 1:0 | LDR8 | R/W | 00* | LED8 output state control |
| 05h | LEDOUT3 | 7:6 | LDR15 | R/W | 00* | LED15 output state control |
|  |  | 5:4 | LDR14 | R/W | 00* | LED14 output state control |
|  |  | 3:2 | LDR13 | R/W | 00* | LED13 output state control |
|  |  | 1:0 | LDR12 | R/W | 00* | LED12 output state control |

LDRx $\mathbf{= 0 0}$ - LED driver x is off (default power-up state).
LDRx = 01 - LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

LDRx = 10 - LED driver x individual brightness can be controlled through its PWMx register.
LDRx = $\mathbf{1 1}$ — LED driver x individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

### 7.3.4 GRPPWM, group duty cycle control

Table 10. GRPPWM - Group brightness control register (address 08h) bit description Legend: * default value

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 08h | GRPPWM | $7: 0$ | GDC[7:0] | R/W | $11111111^{*}$ | GRPPWM register |

When DMBLNK bit (MODE2 register) is programmed with logic 0, a 122 Hz fixed frequency signal is superimposed with the 31.25 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LEDn outputs to be dimmed with the same value. The value in GRPFREQ is then a 'Don't care'.

General brightness for the 16 outputs is controlled through 256 linear steps from 00h ( $0 \%$ duty cycle $=$ LEDn output off) to FFh ( $99.6 \%$ duty cycle $=$ maximum brightness). Applicable to LEDn outputs programmed with LDRx $=11$ (LEDOUT0 to LEDOUT3 registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 67 ms to 16.8 s ) and GRPPWM the duty cycle (ON/OFF ratio in \%).
duty cycle $=\frac{G D C[7: 0]}{256}$

### 7.3.5 GRPFREQ, group frequency

Table 11. GRPFREQ - Group frequency register (address 09h) bit description Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 09 G | GRPFREQ | $7: 0$ | GFRQ[7:0] | R/W | $00000000^{*}$ | GRPFREQ register |

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1 . Value in this register is a 'Don't care' when DMBLNK $=0$.
Applicable to LEDn outputs programmed with LDRx $=11$ (LEDOUT0 to LEDOUT3 registers).

Blinking period is controlled through 256 linear steps from 00 h ( 67 ms , frequency 15 Hz ) to FFh (16.8 s).
global blinking period $=\frac{G F R Q[7: 0]+1}{15.26}(s)$

### 7.3.6 PWM0 to PWM15, individual brightness control

Table 12. PWM0 to PWM15 - PWM registers 0 to 15 (address 0Ah to 19h) bit description Legend: * default value

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OAh | PWM0 | $7: 0$ | IDC0[7:0] | R/W | $00000000^{*}$ | PWM0 Individual Duty Cycle |
| 0Bh | PWM1 | $7: 0$ | IDC1[7:0] | R/W | $00000000^{*}$ | PWM1 Individual Duty Cycle |
| 0Ch | PWM2 | $7: 0$ | IDC2[7:0] | R/W | $00000000^{*}$ | PWM2 Individual Duty Cycle |
| 0Dh | PWM3 | $7: 0$ | IDC3[7:0] | R/W | $00000000^{*}$ | PWM3 Individual Duty Cycle |
| 0Eh | PWM4 | $7: 0$ | IDC4[7:0] | R/W | $00000000^{*}$ | PWM4 Individual Duty Cycle |
| 0Fh | PWM5 | $7: 0$ | IDC5[7:0] | R/W | $00000000^{*}$ | PWM5 Individual Duty Cycle |
| 10h | PWM6 | $7: 0$ | IDC6[7:0] | R/W | $00000000^{*}$ | PWM6 Individual Duty Cycle |
| 11h | PWM7 | $7: 0$ | IDC7[7:0] | R/W | $00000000^{*}$ | PWM7 Individual Duty Cycle |
| 12h | PWM8 | $7: 0$ | IDC8[7:0] | R/W | $00000000^{*}$ | PWM8 Individual Duty Cycle |
| 13h | PWM9 | $7: 0$ | IDC9[7:0] | R/W | $00000000^{*}$ | PWM9 Individual Duty Cycle |
| 14h | PWM10 | $7: 0$ | IDC10[7:0] | R/W | $00000000^{*}$ | PWM10 Individual Duty Cycle |
| 15h | PWM11 | $7: 0$ | IDC11[7:0] | R/W | $00000000^{*}$ | PWM11 Individual Duty Cycle |
| 16h | PWM12 | $7: 0$ | IDC12[7:0] | R/W | $00000000^{*}$ | PWM12 Individual Duty Cycle |
| 17h | PWM13 | $7: 0$ | IDC13[7:0] | R/W | $00000000^{*}$ | PWM13 Individual Duty Cycle |
| 18h | PWM14 | $7: 0$ | IDC14[7:0] | R/W | $00000000^{*}$ | PWM14 Individual Duty Cycle |
| 19h | PWM15 | $7: 0$ | IDC15[7:0] | R/W | $00000000^{*}$ | PWM15 Individual Duty Cycle |

A 31.25 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0 \% duty cycle = LEDn output off) to FFh (99.6 \% duty cycle = LEDn output at maximum brightness). Applicable to LEDn outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT3 registers).
duty cycle $=\frac{I D C x[7: 0]}{256}$
Remark: The first lower end 8 steps of PWM and the last (higher end) steps of PWM will not have effective brightness control of LEDs due to edge rate control of LEDn output pins.

### 7.3.7 IREF0 to IREF15, LEDn output current value registers

These registers reflect the gain settings for output current for LED0 to LED15.
Table 13. IREF0 to IREF15 - LEDn output gain control registers (address 22h to 31h) bit description
Legend: * default value.

| Address | Register | Bit | Access | Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 22h | IREFO | 7:0 | R/W | 00h* | LEDO output current setting |
| 23h | IREF1 | 7:0 | R/W | 00h* | LED1 output current setting |
| 24h | IREF2 | 7:0 | R/W | 00h* | LED2 output current setting |
| 25h | IREF3 | 7:0 | R/W | 00h* | LED3 output current setting |
| 26h | IREF4 | 7:0 | R/W | 00h* | LED4 output current setting |
| 27h | IREF5 | 7:0 | R/W | 00h* | LED5 output current setting |
| 28h | IREF6 | 7:0 | R/W | 00h* | LED6 output current setting |
| 29h | IREF7 | 7:0 | R/W | 00h* | LED7 output current setting |
| 2Ah | IREF8 | 7:0 | R/W | 00h* | LED8 output current setting |
| 2Bh | IREF9 | 7:0 | R/W | 00h* | LED9 output current setting |
| 2 Ch | IREF10 | 7:0 | R/W | 00h* | LED10 output current setting |
| 2Dh | IREF11 | 7:0 | R/W | 00h* | LED11 output current setting |
| 2Eh | IREF12 | 7:0 | R/W | 00h* | LED12 output current setting |
| 2Fh | IREF13 | 7:0 | R/W | 00h* | LED13 output current setting |
| 30h | IREF14 | 7:0 | R/W | 00h* | LED14 output current setting |
| 31h | IREF15 | 7:0 | R/W | 00h* | LED15 output current setting |

### 7.3.8 OFFSET — LEDn output delay offset register

Table 14. OFFSET - LEDn output delay offset register (address 3Ah) bit description Legend: * default value.

| Address | Register | Bit | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $3 A h$ | OFFSET | $7: 4$ | read only | $0000^{*}$ | not used |
|  |  | $3: 0$ | R/W | $1000^{*}$ | LEDn output delay offset factor |

The OFFSET register should not be changed while the LEDn output is on and pulsing.
The PCA9955 can be programmed to have turn-on delay between LEDn outputs. This helps to reduce peak current for the $\mathrm{V}_{\mathrm{DD}}$ supply and reduces EMI.

The order in which the LEDn outputs are enabled will always be the same (channel 0 will enable first and channel 15 will enable last).

OFFSET control register bits [3:0] determine the delay used between the turn-on times as follows:
$0000=$ no delay between outputs (all on, all off at the same time)
0001 = delay of 1 clock cycle ( 125 ns ) between successive outputs
0010 = delay of 2 clock cycles $(250 \mathrm{~ns})$ between successive outputs
0011 = delay of 3 clock cycles $(375 \mathrm{~ns})$ between successive outputs
$:$
$1111=$ delay of 15 clock cycles $(1.875 \mu \mathrm{~s})$ between successive outputs

Example: If the value in the OFFSET register is 1000 the corresponding delay $=$ $8 \times 125 \mathrm{~ns}=1 \mu \mathrm{~s}$ delay between successive outputs.
channel 0 turns on at time $0 \mu \mathrm{~s}$ channel 1 turns on at time $1 \mu \mathrm{~s}$ channel 2 turns on at time $2 \mu \mathrm{~s}$ channel 3 turns on at time $3 \mu \mathrm{~s}$ channel 4 turns on at time $4 \mu \mathrm{~s}$ channel 5 turns on at time $5 \mu \mathrm{~s}$ channel 6 turns on at time $6 \mu \mathrm{~s}$ channel 7 turns on at time $7 \mu \mathrm{~s}$ channel 8 turns on at time $8 \mu \mathrm{~s}$ channel 9 turns on at time $9 \mu \mathrm{~s}$ channel 10 turns on at time $10 \mu s$ channel 11 turns on at time $11 \mu \mathrm{~s}$ channel 12 turns on at time $12 \mu \mathrm{~s}$ channel 13 turns on at time $13 \mu \mathrm{~s}$ channel 14 turns on at time $14 \mu \mathrm{~s}$ channel 15 turns on at time $15 \mu s$

### 7.3.9 LED bit Sub Call I² ${ }^{2}$-bus addresses for PCA9952/55

Table 15. SUBADR1 to SUBADR3- $\mathrm{I}^{2} \mathrm{C}$-bus subaddress registers 1 to 3 (address 3Bh to 3Dh) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3Bh | SUBADR1 | $7: 1$ | A1[7:1] | R/W | $1110110^{*}$ | $1^{2} \mathrm{C}$-bus subaddress 1 |
|  |  | 0 | $\mathrm{~A} 1[0]$ | R only | $0^{*}$ | reserved |
| 3Ch | SUBADR2 | $7: 1$ | $\mathrm{~A} 2[7: 1]$ | $\mathrm{R} / \mathrm{W}$ | $1110110^{*}$ | $1^{2} \mathrm{C}$-bus subaddress 2 |
|  |  | 0 | $\mathrm{~A} 2[0]$ | R only | $0^{*}$ | reserved |
| 3Dh | SUBADR3 | $7: 1$ | $\mathrm{~A} 3[7: 1]$ | R/W | $1110110^{*}$ | $1^{2} \mathrm{C}$-bus subaddress 3 |
|  |  | 0 | A3[0] | R only | $0^{*}$ | reserved |

Default power-up values are ECh, ECh, ECh. At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 are disabled. The power-up default bit subaddress of ECh indicates that this device is a 16 -channel LED driver.

All three subaddresses are programmable. Once subaddresses have been programmed to their right values, SUBx bits need to be set to logic 1 in order to have the device acknowledging these addresses (MODE1 register) (0). When SUBx is set to logic 1, the corresponding $\mathrm{I}^{2} \mathrm{C}$-bus subaddress can be used during either an $\mathrm{I}^{2} \mathrm{C}$-bus read or write sequence.

### 7.3.10 ALLCALLADR, LED All Call I² -bus address

Table 16. ALLCALLADR - LED All Call $I^{2} C$-bus address register (address 3Eh) bit description
Legend: * default value.

| Address | Register | Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3Eh | ALLCALLADR | $7: 1$ | AC[7:1] | R/W | $1110000^{*}$ | ALLCALL ${ }^{2} \mathrm{C}$-bus <br> address register |
|  |  |  |  |  |  | AC[0] |
|  |  | R only | $0^{*}$ | reserved |  |  |

The LED All Call ${ }^{2}$ C-bus address allows all the PCA9952/55s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to logic 1 (power-up default state)). This address is programmable through the $\mathrm{I}^{2} \mathrm{C}$-bus and can be used during either an $1^{2} \mathrm{C}$-bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call $\mathrm{I}^{2} \mathrm{C}$-bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit $=0$, the device does not acknowledge the address programmed in register ALLCALLADR.

### 7.3.11 RESERVED1

This register is reserved.

### 7.3.12 RESERVED2, RESERVED3

These registers are reserved.

### 7.3.13 PWMALL — brightness control for all LEDn outputs

When programmed, the value in this register will be used for PWM duty cycle for all the LEDn outputs and will be reflected in PWM0 through PWM15 registers.

Write to any of the PWM0 to PWM15 registers will overwrite the value in corresponding PWMn register programmed by PWMALL.

Table 17. PWMALL - brightness control for all LEDn outputs register (address 42h) bit description
Legend: * default value.

| Address | Register | Bit | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 42 h | PWMALL | $7: 0$ | write only | $00000000^{*}$ | duty cycle for all LEDn outputs |

### 7.3.14 IREFALL register: output current value for all LEDn outputs

The output current setting for all outputs is held in this register. When this register is written to or updated, all LEDn outputs will be set to a current corresponding to this register value

Write to IREF0 to IREF15 will overwrite the output current settings.
Table 18. IREFALL - Output gain control for all LEDn outputs (address 43h) bit description Legend: * default value.

| Bit | Symbol | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7: 0$ | IREFALL | write only | $00 h^{*}$ | Current gain setting for all LEDn outputs. |

### 7.3.15 LED driver constant current outputs

In LED display applications, PCA9952/55 provides nearly no current variations from channel to channel and from device to device. The maximum current skew between channels is less than $\pm 6 \%$ and less than $\pm 8 \%$ between devices.

### 7.3.15.1 Adjusting output peak current

The PCA9952/55 scales up the reference current ( $\mathrm{I}_{\mathrm{ref}}$ ) set by the external resistor ( $\mathrm{R}_{\mathrm{ext}}$ ) to sink the output current ( $\mathrm{I}_{\mathrm{O}}$ ) at each output port. The maximum output peak current for the outputs can be set using $R_{\text {ext. }}$ In addition, the constant value for current drive at each of the outputs is independently programmable using command registers IREF0 to IREF15. Alternatively, programming the IREFALL register allows all outputs to be set at one current value determined by the value in IREFALL register.

Equation 4 and Equation 5 can be used to calculate the minimum and maximum constant current values that can be programmed for the outputs for a chosen $\mathrm{R}_{\text {ext }}$.
$I_{O-} L E D \_L S B=\frac{900 \mathrm{mV}}{R_{\text {ext }}} \times \frac{1}{4}$
$I_{O-} L E D \_M A X=\left(255 \times I_{O-} L E D \_L S B\right)=\left(\frac{900 m V}{R_{\text {ext }}} \times \frac{255}{4}\right)$

For a given IREFx setting, $I_{O-} L E D=I R E F x \times \frac{900 m V}{R_{e x t}} \times \frac{1}{4}$.

Example 1: If $\mathrm{R}_{\mathrm{ext}}=1 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{O} \_L E D \_L S B}=225 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{O} \_} \mathrm{LED} \_\mathrm{MAX}=57.375 \mathrm{~mA}$.
So each channel can be programmed with its individual IREFx in 256 steps and in $225 \mu \mathrm{~A}$ increments to a maximum output current of 57.375 mA independently.

Example 2: If $R_{e x t}=2 \mathrm{k} \Omega$, $\mathrm{I}_{\mathrm{O}}$ LED_LSB $=112.5 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{O} \_L E D \_M A X ~}=28.687 \mathrm{~mA}$.
So each channel can be programmed with its individual IREFx in 256 steps and in $112.5 \mu \mathrm{~A}$ increments to a maximum output channel of 28.687 mA independently.

$\mathrm{I}_{\mathrm{O}(\mathrm{LEDn})}(\mathrm{mA})=\operatorname{IREFx} \times(0.9 / 4) / \mathrm{R}_{\mathrm{ext}}(\mathrm{k} \Omega)$
maximum $\mathrm{l}_{\mathrm{O}(\text { LEDn })}(\mathrm{mA})=255 \times(0.9 / 4) / R_{\mathrm{ext}}(\mathrm{k} \Omega)$
Remark: Default IREFx at power-up $=0$
Fig 6. Maximum ILed versus $\mathrm{R}_{\text {ext }}$

(1) Assuming $\mathrm{R}_{\text {ext }}=1 \mathrm{k} \Omega$.

Fig 7. $\mathrm{I}_{\mathrm{O}(\text { target })}$ versus IREFx value

### 7.3.16 LED error detection

The PCA9952/55 is capable of detecting an LED open or a short condition at its LEDn output. To detect LED error status, user must initiate the LEDn output fault test. The LEDout channel under test must be ON to conduct this test.

Setting MODE2[6] = 1 initiates the FAULTTEST. The entire test sequence takes up to $52 \mu \mathrm{~s}$. Once the test cycle begins, all outputs will be turned off (no matter where they are in the group or individual PWM cycle) until entire test sequence is finished and next register read or write is activated. Then each output will be enabled at its previously defined output current level based on IREFx for $1.25 \mu \mathrm{~s}$. Only those channels with an LEDOUT value other than 00 h will be tested. If the output is selected to be fully on, individual dim, or individual and group dim that channel will be tested; however, its operation will be affected for one entire $32 \mu$ s individual PWM cycle. At the end of the test cycle PCA9952/55 writes out the 16 error flag bits to EFLAGn.

Before reading the error flag register EFLAGn, user should verify if the FAULTTEST is complete by reading MODE2 register. MODE2[6] = 0 indicates that the test is complete and the error status is ready in EFLAG0 and EFLAG1.

The error flags in registers EFLAG0 and EFLAG1 can now be read.
Table 19. EFLAG0, EFLAG1 - Error flag registers (address 44h, 45h) bit description Legend: * default value.

| Address | Register | Bit | Access | Value | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 44 h | EFLAGO | $7: 0$ | R only | $00 h^{\star}$ | Error flag 0; lower 8-bit channel error status |
| 45 h | EFLAG1 | 7:0 | R only | $00 \mathrm{~h}^{\star}$ | Error flag 1; upper 8-bit channel error status |

Remark: The LED open and short-circuit error status bits share the same error flag registers (EFLAG0/EFLAG1). If both LED open and short-circuit conditions exist on different LED outputs, the error status bits in error flag registers report only the open-circuits first and disregards the short-circuits. If only one of the two conditions (that is, LED open-circuits or short-circuits) exists, then the error status bits in error flag registers will report all of those faulted channels. For all unused LED outputs, user must program their LED outputs to the 'OFF' state $(\operatorname{LDRx}=00)$ and IREFx value to 00 h , and all unused LED output pins must be pulled up to $V_{D D}$ with a recommended $100 \mathrm{k} \Omega$ shared resistor. The states of the unused LED channels have no effect upon the FAULTTEST and always return 0s in EFLAG0/EFLAG1 registers.

### 7.3.16.1 Open-circuit detection principle

The PCA9952/55 LED open-circuit detection compares the effective current level Io with the open load detection threshold current $\mathrm{I}_{\mathrm{th}(\mathrm{det})}$. If $\mathrm{I}_{\mathrm{O}}$ is below the threshold $\mathrm{I}_{\mathrm{th}(\mathrm{det})}$, the PCA9952/55 detects an open load condition. This error status can be read out as an error flag through the registers EFLAG0 and EFLAG1. For open-circuit error detection of an output channel, that channel must be ON.

Table 20. Open-circuit detection

| State of <br> output port | Condition of <br> output current | Error status code | Description |
| :--- | :--- | :--- | :--- |
| OFF | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ | 0 | detection not possible |
| ON | $\mathrm{I}_{\mathrm{O}}<\mathrm{I}_{\mathrm{th}(\mathrm{det})^{[\underline{[1]}}}^{[1]}$ | 1 | open-circuit |
|  | $\mathrm{I}_{\mathrm{O}} \geq \mathrm{I}_{\mathrm{th}(\operatorname{det}) \underline{\underline{1}}}$ | channel n error status bit 0 | normal |

[1] $I_{\text {th(det) }}=0.5 \times \mathrm{I}_{\mathrm{O}(\text { target })}$ (typical). This threshold may be different for each I/O and only depends on IREFx and $\mathrm{R}_{\text {ext }}$

### 7.3.16.2 Short-circuit detection principle

The LED short-circuit detection compares the effective voltage level $\left(\mathrm{V}_{\mathrm{O}}\right)$ with the shorted-load detection threshold voltages $\mathrm{V}_{\text {th(trig) }}$. If $\mathrm{V}_{\mathrm{O}}$ is above the $\mathrm{V}_{\text {th(trig) }}$ threshold, the PCA9952/55 detects a shorted-load condition. If $\mathrm{V}_{\mathrm{O}}$ is below the $\mathrm{V}_{\text {th(rig) }}$ threshold, no error is detected or error bit is reset. This error status can be read out as an error flag through the registers EFLAG0 and EFLAG1. For short-circuit error detection, a channel must be on.

Table 21. Shorted-load detection

| State of <br> output port | Condition of <br> output voltage | Error status code | Description |
| :--- | :--- | :--- | :--- |
| OFF | - | 0 | detection not possible |
| ON | $\mathrm{V}_{\mathrm{O}} \geq \mathrm{V}_{\text {th(trig) }}[1]$ | 1 | short-circuit |
|  | $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\text {th(trig) }}{ }^{[1]}$ | channel n error status bit 0 | normal |

[1] $\mathrm{V}_{\mathrm{th}} \approx 2.5 \mathrm{~V}$.
Remark: The error status does not distinguish between an LED short condition and an LED open condition. When an LED fault condition is noted, the LEDn outputs should be turned off to prevent heat dissipation in the chip and the repair should be done.

### 7.3.17 Overtemperature protection

If the PCA9952/55 chip temperature exceeds its limit ( $T_{\text {th(otp) }}$, see Table 24), all output channels will be disabled until the temperature drops below its limit minus a small hysteresis ( $T_{\text {hys }}$, see Table 24). When an overtemperature situation is encountered, the OVERTEMP flag (bit 7) is set in the MODE2 register. Once the die temperature reduces below the $T_{\text {th(otp) }}-T_{\text {hys }}$, the chip will return to the same condition it was prior to the overtemperature event and the OVERTEMP flag will be cleared.

### 7.4 Active LOW output enable input

Remark: Only the PCA9952 has the $\overline{\mathrm{OE}}$ pin.
The active LOW output enable ( $\overline{\mathrm{OE}}$ ) pin on PCA9952 allows to enable or disable all the LEDn outputs at the same time.

- When a LOW level is applied to $\overline{\mathrm{OE}}$ pin, all the LEDn outputs are enabled.
- When a HIGH level is applied to $\overline{\text { OE pin, all the LEDn outputs are high-impedance. }}$

The $\overline{\mathrm{OE}}$ pin can be used as a synchronization signal to switch on/off several PCA9952 devices at the same time. This requires an external clock reference that provides blinking period and the duty cycle.

The $\overline{\mathrm{OE}}$ pin can also be used as an external dimming control signal. The frequency of the external clock must be high enough not to be seen by the human eye, and the duty cycle value determines the brightness of the LEDs.

Remark: Do not use $\overline{\mathrm{OE}}$ as an external blinking control signal when internal global blinking is selected (DMBLNK = 1, MODE2 register) since it will result in an undefined blinking pattern. Do not use $\overline{\mathrm{OE}}$ as an external dimming control signal when internal global dimming is selected (DMBLNK $=0$, MODE2 register) since it will result in an undefined dimming pattern.

### 7.5 Power-on reset

When power is applied to $\mathrm{V}_{\mathrm{DD}}$, an internal power-on reset holds the PCA9952/55 in a reset condition until $V_{D D}$ has reached $V_{\text {POR }}$. At this point, the reset condition is released and the PCA9952/55 registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, $\mathrm{V}_{\mathrm{DD}}$ must be pulled lower than 1 V and stay LOW for longer than $20 \mu \mathrm{~s}$. The device will reset itself, and allow 2 ms for the device to fully wake up.

### 7.6 Hardware reset recovery

When a reset of PCA9952/55 is activated using an active LOW input on the RESET pin, a reset pulse width of $2.5 \mu \mathrm{~s}$ minimum is required. The maximum wait time after RESET pin is released is 1.5 ms .

### 7.7 Software reset

The Software Reset Call (SWRST Call) allows all the devices in the $\mathrm{I}^{2} \mathrm{C}$-bus to be reset to the power-up state value through a specific formatted $I^{2} \mathrm{C}$-bus command. To be performed correctly, it implies that the $I^{2} \mathrm{C}$-bus is functional and that there is no device hanging the bus.

The maximum wait time after software reset is 1 ms .
The SWRST Call function is defined as the following:

1. A START command is sent by the $I^{2} \mathrm{C}$-bus master.
2. The reserved General Call address '0000 000' with the R/W bit set to ' 0 ' (write) is sent by the $\mathrm{I}^{2} \mathrm{C}$-bus master.
3. The PCA9952/55 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to ' 1 ' (read), no acknowledge is returned to the $I^{2} \mathrm{C}$-bus master.
4. Once the General Call address has been sent and acknowledged, the master sends 1 byte with 1 specific value (SWRST data byte 1):
a. Byte $1=06 \mathrm{~h}$ : the PCA9952/55 acknowledges this value only. If byte 1 is not equal to 06h, the PCA9952/55 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9952/55 does not acknowledge any more.
5. Once the correct byte (SWRST data byte 1) has been sent and correctly acknowledged, the master sends a STOP command to end the SWRST function: the PCA9952/55 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time ( $\mathrm{t}_{\mathrm{B} U F}$ ).


Fig 8. SWRST Call
The $\mathrm{I}^{2} \mathrm{C}$-bus master must interpret a non-acknowledge from the PCA9952/55 (at any time) as a 'SWRST Call Abort'. The PCA9952/55 does not initiate a reset of its registers. This happens only when the format of the SWRST Call sequence is not correct.

### 7.8 Individual brightness control with group dimming/blinking

A 31.25 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 16 LEDn outputs control registers LEDOUT0 to LEDOUT3):

- A lower 122 Hz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to provide a global brightness control.
- A programmable frequency signal from 15 Hz to every 16.8 seconds (8 bits, 256 steps) with programmable duty cycle (8 bits, 256 steps) is used to provide a global blinking control.


Minimum pulse width for LEDn Brightness Control is 125 ns .
Minimum pulse width for Group Dimming is $32 \mu \mathrm{~s}$.
When $\mathrm{M}=1$ (GRPPWM register value), the resulting LEDn Brightness Control + Group Dimming signal will have 1 pulse of the LED Brightness Control signal (pulse width $=\mathrm{N} \times 125 \mathrm{~ns}$, with ' N ' defined in PWMx register).
This resulting Brightness + Group Dimming signal above shows a resulting Control signal with $\mathrm{M}=8$.
Fig 9. Brightness + Group Dimming signals

## 8. Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus

The $I^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 10).


Fig 10. Bit transfer

### 8.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 11)


Fig 11. Definition of START and STOP conditions

### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 12).


Fig 12. System configuration

### 8.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


Fig 13. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus

## 9. Bus transactions


(1) Slave address shown for PCA9955.
(2) See Table 6 for register definition.

Fig 14. Write to a specific register


Fig 15. Write to all registers using the Auto-Increment feature


This example assumes that the MODE1[5] $=0$ and MODE1[6] $=0$.
(1) Slave address shown for PCA9955.

Fig 17. Read all registers using the Auto-Increment feature


Remark: A read operation can be done without doing a write operation before it. In this case, the data sent out is from the register pointed to by the control register (written to during the last write operation) with the Auto-Increment options in the MODE1 register (written to during the last write operation).
(1) Slave address shown for PCA9955.

Fig 18. Read of registers

$002 a a e 923$
(1) Slave address shown for PCA9955
(2) In this example, several PCA9955s are used and the same sequence (A) (above) is sent to each of them.
(3) ALLCALL bit in MODE1 register is previously set to 1 for this example.
(4) OCH bit in MODE2 register is previously set to 1 for this example.

Fig 19. LED All Call $I^{2} \mathrm{C}$-bus address programming and LED All Call sequence example

## 10. Application design-in information


(1) A standard $10 \mathrm{k} \Omega$ pull-up resistor is required to obtain the best system level ESD performance.

Fig 20. Typical application (PCA9955)

### 10.1 Thermal considerations

Since the PCA9952/55 device integrates 16 linear current sources, thermal considerations should be taken into account to prevent overheating, which can cause the device to go into thermal shutdown.

Perhaps the major contributor for device's overheating is the LED forward voltage mismatch. This is because it can cause significant voltage differences between the LED strings of the same type (e.g., 2 V to 3 V ), which ultimately translates into higher power dissipation in the device. The voltage drop across the LED channels of the device is given by the difference between the supply voltage and the LED forward voltage of each LED
string. Reducing this to a minimum (e.g., 0.8 V ) helps to keep the power dissipation down. Therefore LEDs binning is recommended to minimize LED voltage forward variation and reduce power dissipation in the device.

In order to ensure that the device will not go into thermal shutdown when operating under certain application conditions, its junction temperature $\left(T_{j}\right)$ should be calculated to ensure that is below the overtemperature threshold limit $\left(125^{\circ} \mathrm{C}\right)$. The $\mathrm{T}_{\mathrm{j}}$ of the device depends on the ambient temperature ( $\mathrm{T}_{\text {amb }}$ ), device's total power dissipation ( $\mathrm{P}_{\mathrm{tot}}$ ), and thermal resistance.

The device junction temperature can be calculated by using the following equation:
$T_{j}=T_{a m b}+R_{t h(j-a)} \times P_{t o t}$
where:

```
\(\mathrm{T}_{\mathrm{j}}=\) junction temperature
\(\mathrm{T}_{\mathrm{amb}}=\) ambient temperature
\(R_{\text {th(j-a) }}=\) junction to ambient thermal resistance
\(P_{\text {tot }}=(\) device \()\) total power dissipation
```

An example of this calculation is show below:

## Conditions:

```
\(\mathrm{T}_{\mathrm{amb}}=50^{\circ} \mathrm{C}\)
\(\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}=31^{\circ} \mathrm{C} / \mathrm{W}\) (per JEDEC 51 standard for multilayer PCB)
\(\mathrm{I}_{\text {LED }}=50 \mathrm{~mA} /\) channel
\(I_{D D(\text { max })}=12 \mathrm{~mA}\)
\(V_{D D}=5 \mathrm{~V}\)
LEDs per channel = 10 LEDs / channel
LED \(V_{\text {F(typ) }}=3 \mathrm{~V}\) per LED (30 V total for 10 LEDs in series)
LED \(\mathrm{V}_{\mathrm{F}}\) mismatch \(=0.2 \mathrm{~V}\) per LED ( 2 V total for 10 LEDs in series)
```

$\mathrm{V}_{\text {reg(drv) }}=0.8 \mathrm{~V}$ (This will be present only in the LED string with the highest LED forward voltage.)
$V_{\text {sup }}=L E D V_{F(t y p)}+L E D V_{F}$ mismatch $+V_{\text {reg(drv) }}=30 \mathrm{~V}+2 \mathrm{~V}+0.8 \mathrm{~V}=32.8 \mathrm{~V}$

## $\mathbf{P}_{\text {tot }}$ calculation:

$$
\left.\begin{array}{l}
P_{\text {tot }}=\mathrm{IC} \text { _power }+ \text { LED drivers_power; } \\
\mathrm{IC}_{2} \text { power }=\left(\mathrm{I}_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}\right)+\left[\left(\mathrm{SCL} \mathrm{~V}_{\mathrm{OL}} \times \mathrm{I}_{\mathrm{OL}}\right)+\left(\mathrm{SDA} \mathrm{~V}_{\mathrm{OL}} \times \mathrm{I}_{\mathrm{OL}}\right)\right] \\
\mathrm{IC} \text { _power }=(0.012 \mathrm{~A} \times 5 \mathrm{~V})+[(0.4 \mathrm{~V} \times 0.03 \mathrm{~A})+(0.4 \mathrm{~V} \times 0.03 \mathrm{~A})]=0.084 \mathrm{~W} \\
\text { LED drivers_power }=\left[(16-1) \times\left(\mathrm{I}_{\mathrm{LED}}\right) \times\left(\mathrm{LED} \mathrm{~V}_{\mathrm{F}} \text { mismatch }+\mathrm{V}_{\text {reg }}(\mathrm{drv})\right)\right]+ \\
\left(\mathrm{I}_{\mathrm{LED}} \times \mathrm{V}_{\text {reg }}(\text { drv })\right.
\end{array}\right) .
$$

## $\mathrm{T}_{\mathrm{j}}$ calculation:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{amb}}+\mathrm{R}_{\text {th( }(\mathrm{j}-\mathrm{a})} \times \mathrm{P}_{\text {tot }} \\
& \mathrm{T}_{\mathrm{j}}=50^{\circ} \mathrm{C}+\left(31^{\circ} \mathrm{C} / \mathrm{W} \times 2.224 \mathrm{~W}\right)=118.94{ }^{\circ} \mathrm{C}
\end{aligned}
$$

This confirms that the junction temperature is below the minimum overtemperature threshold of $125^{\circ} \mathrm{C}$, which ensures the device will not go into thermal shutdown under these conditions.

It is important to mention that the value of the thermal resistance junction-to-ambient $\left(R_{\text {th(j-a) }}\right)$ strongly depends in the PCB design. Therefore, the thermal pad of the device should be attached to a big enough PCB copper area to ensure proper thermal dissipation (similar to JEDEC 51 standard). Several thermal vias in the PCB thermal pad should be used as well to increase the effectiveness of the heat dissipation (e.g., 15 thermal vias). The thermal vias should be distributed evenly in the PCB thermal pad.

Finally it is important to point out that this calculation should be taken as a reference only and therefore evaluations should still be performed under the application environment and conditions to confirm proper system operation.

## 11. Limiting values

Table 22. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | supply voltage |  | -0.5 | +6.0 | V |
| $V_{\text {I/O }}$ | voltage on an input/output pin |  | $\mathrm{V}_{\text {SS }}-0.5$ | 5.5 | V |
| $V_{\text {drv(LED) }}$ | LED driver voltage |  | $\mathrm{V}_{\mathrm{SS}}-0.5$ | 40 | V |
| $\mathrm{l}_{\text {O(LEDn) }}$ | output current on pin LEDn |  | - | 65 | mA |
| Iss | ground supply current |  | - | 1.0 | A |
| lu | latch-up current | JESD |  | 90 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | - | 3.2 | W |
|  |  | $\mathrm{T}_{\text {amb }}=85^{\circ} \mathrm{C}$ | - | 1.3 | W |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | operating |  |  |  |
|  |  | PCA9952TW, PCA9955TW | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | PCA9952TW/Q900, PCA9955TW/Q900 | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | -20 | +125 | ${ }^{\circ} \mathrm{C}$ |

[1] Class II, Level B for A1 (pin 3), A2 (pin 4). All other pins are Class II, Level A ( $\pm 100 \mathrm{~mA}$ ).

## 12. Thermal characteristics

Table 23. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $R_{\text {th(j-a) }}$ | thermal resistance from junction to ambient | HTSSOP28 | $\underline{[1]}$ | 31 |

[1] Per JEDEC 51 standard for multilayer PCB.

## 13. Static characteristics

Table 24. Static characteristics
$V_{D D}=3 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-20^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ (PCA9952TW, PCA9955TW);
$T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ (PCA9952TW/Q900, PCA9955TW/Q900); unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 3 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | on pin $\mathrm{V}_{\mathrm{DD}}$; operating mode; no load; $f_{S C L}=1 \mathrm{MHz}$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 6.5 | 14 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | 7.0 | 15 | mA |
| $I_{\text {DD }}$ | supply current | $\mathrm{R}_{\text {ext }}=$ open; LED[15:0] = off | - | 0.7 | 14 | mA |
|  |  | $\mathrm{R}_{\text {ext }}=2 \mathrm{k} \Omega$; LED[15:0] $=$ off | - | 2 | 14 | mA |
|  |  | $\mathrm{R}_{\text {ext }}=1 \mathrm{k} \Omega$; LED[15:0] $=$ off | - | 3 | 15 | mA |
|  |  | $\mathrm{R}_{\text {ext }}=2 \mathrm{k} \Omega$; LED[15:0] $=$ on | - | 2 | 15 | mA |
|  |  | $\mathrm{R}_{\text {ext }}=1 \mathrm{k} \Omega$; LED[15:0] = on | - | 3 | 16 | mA |
| $\mathrm{I}_{\text {stb }}$ | standby current | $\begin{aligned} & \text { on pin } V_{\mathrm{DD}} ; \text { no load; } \mathrm{f}_{\mathrm{SCL}}=0 \mathrm{~Hz} \text {; } \\ & \text { MODE1[4] }=1 ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |
|  |  | $V_{D D}=3.3 \mathrm{~V}$ | - | 100 | 600 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | 100 | 700 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage | no load; $V_{I}=V_{D D}$ or $V_{S S}$ | - | 2.65 | 2.8 | V |
| $\mathrm{V}_{\text {PDR }}$ | power-down reset voltage | no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | [1] 0.8 | 1.25 | - | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | $\checkmark$ |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 20 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 30 | - | - | mA |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $V_{1}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 6 | 10 | pF |
| Current controlled outputs (LED[15:0]) |  |  |  |  |  |  |
| $\mathrm{I}_{0}$ | output current | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V} ;$ IREFX $=\mathrm{FFh}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {ext }}=1 \mathrm{k} \Omega$ | 52 | 57.5 | 62 | mA |
|  |  | $\mathrm{R}_{\text {ext }}=2 \mathrm{k} \Omega$ | 25.5 | 28.5 | 31.5 | mA |
| $\Delta \mathrm{l}_{0}$ | output current variation | $\mathrm{V}_{\mathrm{O}}=0.8 \mathrm{~V}$; IREFX $=\mathrm{FFh}$ |  |  |  |  |
|  |  | between bits (different ICs, same channel); $\mathrm{R}_{\mathrm{ext}}=1 \mathrm{k} \Omega$ | - | $\pm 2.5$ | $\pm 8$ | \% |
|  |  | between bits (2 channels, same IC); $\mathrm{R}_{\mathrm{ext}}=2 \mathrm{k} \Omega$ | - | $\pm 1.7$ | $\pm 5.8$ | \% |
| $V_{\text {reg(drv) }}$ | driver regulation voltage | minimum regulation voltage; IREFx $=\mathrm{FFh} ; \mathrm{R}_{\text {ext }}=1 \mathrm{k} \Omega$ | 0.8 | 1.0 | 40 | V |
| $\mathrm{I}_{\mathrm{L} \text { (off) }}$ | off-state leakage current | $\mathrm{V}_{\mathrm{O}}=40 \mathrm{~V}$ | -1.0 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {th(L) }}$ | LOW-level threshold voltage | open LED protection; Error flag will trip during verification test if $\mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{th}(\mathrm{L})}$ | - | 0.35 | - | V |

Table 24. Static characteristics ...continued
$V_{D D}=3 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{a m b}=-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PCA9952TW, PCA9955TW);
$T_{a m b}=-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PCA9952TW/Q900, PCA9955TW/Q900); unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {th( }}(\mathrm{H})$ | HIGH-level threshold voltage | short LED protection; Error flag will trip during verification test if $\mathrm{V}_{\mathrm{O}} \geq \mathrm{V}_{\mathrm{th}(\mathrm{H})}$ | - | 2.5 | - | V |
| Address inputs, $\overline{\mathrm{OE}}$ input (PCA9952 only), $\overline{\mathrm{RESET}}$ input |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current |  | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | 3.7 | 5 | pF |
| Overtemperature protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {th(otp) }}$ | overtemperature protection threshold temperature | rising | 125 | 145 | 160 | ${ }^{\circ} \mathrm{C}$ |
|  |  | hysteresis | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

[1] $\mathrm{V}_{\mathrm{DD}}$ must be lowered to 0.8 V in order to reset part.

## 14. Dynamic characteristics

Table 25. Dynamic characteristics

| Symbol | Parameter | Conditions | Standard-mode $I^{2} \mathrm{C}$-bus |  | Fast-mode $1^{2} \mathrm{C}$-bus |  | Fast-mode Plus $I^{2} \mathrm{C}$-bus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | 0 | 100 | 0 | 400 | 0 | 1000 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  | 4.7 | - | 1.3 | - | 0.5 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD; STA }}$ | hold time (repeated) START condition |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| ${ }_{\text {t }}$; STA | set-up time for a repeated START condition |  | 4.7 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {Su; }}$ STo | set-up time for STOP condition |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD; DAT }}$ | data hold time |  | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{tVD}_{\text {d ACK }}$ | data valid acknowledge time | [1] | 0.3 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{VD} ; \mathrm{DAT}}$ | data valid time | [2] | 0.3 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU; }{ }_{\text {DAT }}}$ | data set-up time |  | 250 | - | 100 | - | 50 | - | ns |
| tow | LOW period of the SCL clock |  | 4.7 | - | 1.3 | - | 0.5 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  | 4.0 | - | 0.6 | - | 0.26 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and SCL signals | [3][4] | - | 300 | $20+0.1 C_{b} \underline{[5]}$ | 300 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | rise time of both SDA and SCL signals |  | - | 1000 | $20+0.1 C_{b} \underline{[5]}$ | 300 | - | 120 | ns |
| $\mathrm{t}_{\mathrm{sP}}$ | pulse width of spikes that must be suppressed by the input filter | [6] | - | 50 | - | 50 | - | 50 | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{rst})}$ | reset pulse width |  | 2.5 | - | 2.5 | - | 2.5 | - | $\mu \mathrm{S}$ |

Table 25. Dynamic characteristics ...continued

| Symbol | Parameter | Conditions |  | Standard-mode $\mathbf{I}^{2} \mathrm{C}$-bus |  | Fast-mode $I^{2}$ C-bus |  | Fast-mode Plus $\mathrm{I}^{2} \mathrm{C}$-bus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {PLH }}$ | LOW to HIGH propagation delay | $\overline{\mathrm{OE}}$ to LED disable | [7] | - | 1.2 | - | 1.2 | - | 1.2 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {PHL }}$ | HIGH to LOW propagation delay | $\overline{\mathrm{OE}}$ to LEDn enable | [7] | - | 1.2 | - | 1.2 | - | 1.2 | $\mu \mathrm{S}$ |

[1] $t_{V D ; A C K}=$ time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
[2] $t_{V D ; D A T}=$ minimum time for SDA data out to be valid following SCL LOW.
[3] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the $\mathrm{V}_{\text {IL }}$ of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
[4] The maximum $t_{f}$ for the SDA and SCL bus lines is specified at 300 ns . The maximum fall time ( $\mathrm{t}_{\mathrm{f}}$ ) for the SDA output stage is specified at 250 ns . This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified $t_{f}$.
[5] $\quad C_{b}=$ total capacitance of one bus line in $p F$.
[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns .
[7] Load resistor $\left(R_{L}\right)$ for LEDn is $100 \Omega$ pull-up to $V_{D D}$.


| protocol | START <br> condition <br> (S) | bit 7 <br> MSB <br> (A7) | bit 6 <br> (A6) |  |
| :--- | :---: | :--- | :--- | :--- |


| bit 1 | bit 0 <br> (D1) | acknowledge <br> (D0) | STOP <br> condition <br> (P) |
| :--- | :---: | :---: | :---: |


002aab285

Rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
Fig 22. $I^{2} \mathrm{C}$-bus timing diagram


Fig 23. Output propagation delay

## 15. Test information


$R_{L}=$ Load resistor for LEDn. $R_{L}$ for SDA $=165 \Omega$ ( 30 mA or less current).
$C_{L}=$ Load capacitance includes jig and probe capacitance.
$R_{T}=$ Termination resistance should be equal to the output impedance $Z_{o}$ of the pulse generators.
Fig 24. Test circuitry for switching times

## 16. Package outline

HTSSOP28: plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm ; lead pitch 0.65 mm ; exposed die pad


Fig 25. Package outline SOT1172-2 (HTSSOP28)

## 17. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards.

## 18. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 18.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities


### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 26) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 26 and 27

Table 26. SnPb eutectic process (from J-STD-020D)

| Package thickness $(\mathbf{m m})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathrm{mm}^{\mathbf{3}}\right)$ |  |
|  | $<350$ | $\geq 350$ |
| $<2.5$ | 235 | 220 |
| 2.5 | 220 | 220 |

Table 27. Lead-free process (from J-STD-020D)

| Package thickness (mm) | Package reflow temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |
| :---: | :---: | :---: | :---: |
|  | Volume (mm ${ }^{3}$ ) |  |  |
|  | < 350 | 350 to 2000 | > 2000 |
| < 1.6 | 260 | 260 | 260 |
| 1.6 to 2.5 | 260 | 250 | 245 |
| > 2.5 | 250 | 245 | 245 |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 26.

16-channel Fm+ $\left.\right|^{2} \mathrm{C}$-bus 57 mA constant current LED driver


MSL: Moisture Sensitivity Level
Fig 26. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description",

## 19. Soldering: PCB footprints




Fig 27. PCB footprint for SOT1172-2 (HTSSOP28); reflow soldering

## 20. Abbreviations

Table 28. Abbreviations

| Acronym | Description |
| :--- | :--- |
| ACK | Acknowledge |
| CDM | Charged-Device Model |
| DAC | Digital-to-Analog Converter |
| DUT | Device Under Test |
| EMI | ElectroMagnetic Interference |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| I $^{2}$ C-bus | Inter-Integrated Circuit bus |
| LED | Light Emitting Diode |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| PCB | Printed-Circuit Board |
| PWM | Pulse Width Modulation |
| RGB | Red/Green/Blue |
| RGBA | Red/Green/Blue/Amber |
| SMBus | System Management Bus |

## 21. References

[1] AN10897, "A guide to designing for ESD and EMC" - NXP Semiconductors
[2] AN11131, "How to improve system level ESD performance" NXP Semiconductors

## 22. Revision history

Table 29. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :---: | :---: | :---: | :---: | :---: |
| PCA9952_PCA9955 v. 7 | 20130527 | Product data sheet | - | PCA9952_PCA9955 v. 6 PCA9952Q900_PCA9955Q900 v. 1 |
| Modifications: | - Section 2 "Features and benefits": <br> - bullet item for operating temperature re-written to indicate different temperature ranges for PCA9952/55 and PCA9952/55/Q900 <br> - bullet item for ESD protection re-written to indicate different CDM voltages for PCA9952/55 and PCA9952/55/Q900 <br> - Section 3 "Applications": added (new) seventh bullet item <br> - Table 1 "Ordering information": added type numbers PCA9952TW/Q900 and PCA9955TW/Q900 <br> - Table 2 "Ordering options": added type numbers PCA9952TW/Q900 and PCA9955TW/Q900 |  |  |  |

- Figure 2 "Pin configuration for HTSSOP28": added type numbers PCA9952TW/Q900 and PCA9955TW/Q900
- Table 22 "Limiting values": added ambient temperature range for type numbers PCA9952TW/Q900 and PCA9955TW/Q900
- Table 24 "Static characteristics":
- appended "(PCA9952TW, PCA9955TW)" to phrase " $\mathrm{T}_{\text {amb }}=-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ " in descriptive line below table title
- added phrase " $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PCA9952TW/Q900, PCA9955TW/Q900)" to descriptive line below table title

| PCA9952Q900_PCA9955Q900 v.1 | 20130426 | Product data sheet | - | - |
| :--- | :--- | :--- | :--- | :--- |
| PCA9952_PCA9955 v.6 | 20130422 | Product data sheet | PCA9952_PCA9955 v. 5 |  |
| PCA9952_PCA9955 v. 5 | 20121001 | Product data sheet | PCA9952_PCA9955 v. 4 |  |
| PCA9952_PCA9955 v. 4 | 20120813 | Product data sheet - | PCA9952_PCA9955 v. 3 |  |
| PCA9952_PCA9955 v. 3 | 20120418 | Product data sheet - | PCA9952_PCA9955 v. 2 |  |
| PCA9952_PCA9955 v. 2 | 20120312 | Product data sheet - | PCA9952_PCA9955 v.1 |  |
| PCA9952_PCA9955 v. 1 | 20111202 | Product data sheet - | - |  |

## 23. Legal information

### 23.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status르 | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

### 23.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 23.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.
Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 23.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$1^{2} \mathrm{C}$-bus - logo is a trademark of NXP B.V.

## 24. Contact information

## For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 25. Contents

1 General description ..... 1
2 Features and benefits ..... 2
3 Applications ..... 3
4 Ordering information ..... 4
4.1 Ordering options ..... 4
5 Block diagram ..... 5
6 Pinning information ..... 6
6.1 Pinning ..... 6
6.2 Pin description ..... 7
7 Functional description ..... 9
7.1 Device addresses ..... 9
7.1.1 Regular I ${ }^{2} \mathrm{C}$-bus slave address ..... 9
7.1.2 LED All Call $\mathrm{I}^{2} \mathrm{C}$-bus address ..... 9
7.1.3 LED bit Sub Call $I^{2} \mathrm{C}$-bus addresses ..... 10
7.2 Control register ..... 10
7.3 Register definitions ..... 12
7.3.1 MODE1 — Mode register 1 ..... 14
7.3.2 MODE2 - Mode register 2 ..... 14
7.3.3 LEDOUTO to LEDOUT3, LED driver output state ..... 15
7.3.4 GRPPWM, group duty cycle control ..... 15
7.3.5 GRPFREQ, group frequency ..... 16
7.3.6 PWM0 to PWM15, individual brightness control. ..... 16
7.3.7 IREFO to IREF15, LEDn output current value registers ..... 17
7.3.8 OFFSET — LEDn output delay offset register ..... 18
7.3.9 LED bit Sub Call $I^{2} \mathrm{C}$-bus addresses for PCA9952/55 ..... 19
7.3.10 ALLCALLADR, LED All Call $\mathrm{I}^{2} \mathrm{C}$-bus address ..... 19
7.3.11 RESERVED1 ..... 19
7.3.12 RESERVED2, RESERVED3 ..... 19
7.3.13 PWMALL - brightness control for all LEDn outputs ..... 20
7.3.14 IREFALL register: output current value for all LEDn outputs ..... 20
7.3.15 LED driver constant current outputs ..... 20
7.3.15.1 Adjusting output peak current. ..... 20
7.3.16 LED error detection ..... 22
7.3.16.1 Open-circuit detection principle ..... 22
7.3.16.2 Short-circuit detection principle ..... 23
7.3.17 Overtemperature protection ..... 23
7.4 Active LOW output enable input ..... 23
7.5 Power-on reset ..... 24
7.6 Hardware reset recovery ..... 24
7.7 Software reset. ..... 24
7.8
Individual brightness control with group dimming/blinking ..... 25
8 Characteristics of the $I^{2} \mathrm{C}$-bus ..... 26
8.1 Bit transfer ..... 26
8.1.1 START and STOP conditions. ..... 26
8.2 System configuration ..... 26
8.3 Acknowledge ..... 27
9 ..... 28
10 Application design-in information ..... 32
10.1 Thermal considerations ..... 32
11 Limiting values ..... 34
12 Thermal characteristics ..... 34
13 Static characteristics ..... 35
14 Dynamic characteristics. ..... 36
15 Test information ..... 38
16 Package outline ..... 39
17 Handling information ..... 40
18 Soldering of SMD packages ..... 40
18.1 Introduction to soldering ..... 40
18.2 Wave and reflow soldering ..... 40
18.3 Wave soldering ..... 40
18.4 Reflow soldering ..... 41
19 Soldering: PCB footprints ..... 43
20 Abbreviations ..... 44
21 References ..... 44
22 Revision history ..... 45
23 Legal information ..... 46
23.1 Data sheet status ..... 46
23.2 Definitions ..... 46
23.3 Disclaimers ..... 46
23.4 Trademarks ..... 47
24 ..... 47
25 Contents ..... 48

## AMEYA360

## Components Supply Platform

## Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

## Contact Us :

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China
> Sales:

Direct $\quad+86$ (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2
> Customer Service :

Email service@ameya360.com
> Partnership :
Tel $\quad+86$ (21) 64016692-8333

Email mkt@ameya360.com

