

LM3550 5A Flash LED Driver with Automatic V_{LED} and ESR Detection for Mobile Camera Systems

Check for Samples: LM3550

FEATURES

- Up to 5A Flash Current
- 4 Selectable Super-Capacitor Charge Voltage Levels (4.5V, 5.0V, 5.3V, Optimized)
- Flash Optimized Charge Mode for Optimal Efficiency
 - 33% Faster Charge Time Using Optimal Mode
 - 49% Less Power Dissipated in Current Source using Optimal Charge Mode
- Fast Super-Capacitor Charger with 500 mA
 Input Current Limit
- Adjustable Torch Current (60 mA to 200 mA)
- Ambient Light or LED Thermal Sensing with Current Scaleback
- End-of-Charge Output (EOC)
- Dedicated Indicator LED Current Source
- No Inductor Required
- Manual Flash Enable via Strobe Pin Input
- Programmable Flash Pulse Duration, and Torch and Flash Currents via I²C-compatible Interface
- True Shutdown (LED Disconnect)

Typical Application Circuit



- LED Temperature Protection or Ambient Light Sensing Pin
- Low Profile 20-Pin UQFN Package (3.0 mm × 2.5 mm × 0.8 mm)

APPLICATIONS

- Camera Phones
- Digital Still Camera
- Voltage Rail Management

DESCRIPTION

LM3550 is a low-noise, switched-capacitor DC/DC converter designed to operate as a current-limited and adjustable (up to 5.3V) super-capacitor charger. LM3550 features user-selectable super-capacitor charge-termination voltages and an optimal charge-termination mode that maximizes flash-energy efficiency by accounting for flash element losses. Additionally, the device provides one adjustable constant current output (up to 200 mA) and one NFET controller ideal for driving one or more high-current LEDs either in a high-power flash mode or a low-power torch mode.





Figure 2. Solution Size

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

DESCRIPTION (CONTINUED)

The LM3550 can be configured to utilize a proprietary super-capacitor charging scheme (Optimal Charge Mode), allowing faster charging times (0 to Target Voltage) and lower current-source power dissipation. Optimal Charge Mode adapts to changes in the flash LEDs forward voltage as well as the super-capacitor's ESR ensuring that the super-capacitor is charged to the ideal voltage required to sustain constant current-flash operation.

The LED current and Flash pulse duration of the LM3550 can be programmed via an I²C-compatible interface. The STROBE pin allows the Flash to be toggled via a flash-enable signal from a camera module. The EOC pin sinks current when the output voltage reaches 95% of the final value.

The ALD/TEMP input pin allows either a light sensor to adjust the flash-current level based on the ambient light conditions, or it allows for over-temperature detection and protection of the LED during high-power operation or high ambient-temperature conditions by connecting an NTC thermistor temperature monitoring circuit to the pin.

Connection Diagram



PIN DESCRIPTIONS

Pin #	Name	Description					
14	V _{IN}	Input voltage connection. A 1 μ F ceramic capacitor is required from V _{IN} to GND.					
1	V _{OUT}	Charge pump output. A 1 μF ceramic capacitor is required from V_{OUT} to GND. Connect the Flash LED anodes and Super-Capacitor to this pin.					
20	C1+						
18	C1-	Elving conspirer ning, 1 UE coronic conspirer should be connected from C1 uto C1, and C2 uto C2					
15	C2+	-lying capacitor pins. 1 µ⊢ ceramic capacitor should be connected from C1+ to C1− and C2+ to C2−.					
16	C2-						
3	LED-	Regulated current sink input, for Torch Mode.					
4	FET_CON	External FET controller. Connect gate of flash NFET to this pin.					
5	FB	Programmable Feedback Voltage pin.					
10	SCL	I ² C Serial Clock pin.					
8	SDA	I ² C Serial Data I/O pin.					
13	IND	Indicator LED Current Source. Drives one red LED with a 5 mA current.					
6	EOC	End-of-charge output/ flash ready. The $\overline{\text{EOC}}$ pin will transition from high to low when an end of charge state has been reached					
11	STROBE	Manual Flash enable pin. The Strobe pin can be configured to be rising edge sensitive with the flash timing controlled internally, or level sensitive with the flash timing being controlled externally.					
2	BAL	Super-capacitor active Balance pin.					
12	ALD/TEMP	Ambient Light Sensor or Temperature Monitoring pin. For ambient light sensing, connect a light sensor / photo-diode and a resistor to this pin. For temperature monitoring, connect a NTC thermistor from VCC to the NTC pin and a resistor from the NTC pin to ground.					
7,9,17,19, DAP	GND	Ground pins. These pins should be connected directly to a low impedance ground plane.					



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

V _{IN} to GND		-0.3V to 6V
V _{OUT} , LED-, FB to GND		-0.3V to 6V
SDA, SCL, STROBE, FET_CON, EOC, ALD/TEMP, IND to GND		-0.3V to 6V
Continuous Power Dissipation ⁽⁴⁾		Internally Limited
Junction Temperature (T _{J-MAX})		150°C
Storage Temperature Range		−65°C to +150
Maximum Lead Temperature (Soldering, 10s)		See ⁽⁵⁾
ESD Rating ⁽⁶⁾	Human Body Model	2 kV
	Machine Model ⁽⁷⁾	200V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.

- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 145^{\circ}C$ (typ.) and disengages at $T_J = 125^{\circ}C$ (typ.). The thermal shutdown is specified by design.
- (5) For detailed soldering specifications and information, please refer to Texas Instruments Application Note: AN-1187 (SNOA401) for Recommended Soldering Profiles.
- (6) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged through a 0Ω (nominal) resistor into each pin.(MIL-STD-883 3015.7). Texas Instruments recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.
- (7) The LED- pin has a machine model ESD rating of 150V.

Operating Ratings⁽¹⁾⁽²⁾

Input Voltage Range	2.7V to 5.5V
Junction Temperature Range $(T_J)^{(3)}$	−30°C to 125°C
Ambient Temperature Range $(T_A)^{(4)}$	-30°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) For detailed soldering specifications and information, please refer to Texas Instruments Application Note: AN-1187 (SNOA401) for Recommended Soldering Profiles.
- (4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged through a 0Ω (nominal) resistor into each pin.(MIL-STD-883 3015.7). Texas Instruments recommends that all integrated circuits be handled with appropriate ESD precautions. Failure to observe proper ESD handling techniques can result in damage to the device.

Thermal Properties

Junction-to-Ambient Thermal Resistance $(\theta_{JA})^{(1)}$								57°C/W				
						.,						

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature $(T_{J-MAX-OP} = 125^{\circ}C)$, the maximum power dissipation of the device in the application (P_{D-MAX}) , and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

SNVS569B-MAY 2009-REVISED MAY 2013

Electrical Characteristics⁽¹⁾⁽²⁾

Limits in standard typeface are for $T_J = +25^{\circ}$ C. Limits in **boldface type** apply over the full ambient junction temperature range (-30° C $\leq T_A \leq +85^{\circ}$ C). Unless otherwise noted, specifications apply to the LM3550 Typical Application Circuit with: : $V_{IN} = 3.6V$, $C_{IN} = 4.7\mu$ F, $C_{OUT} = 2.2\mu$ F, $C_1 = C_2 = 1 \mu$ F.

Symbol	Parameter	Condition	าร	Min ⁽³⁾	Typ	Max ⁽³⁾	Units	
e ysei		Contained		54	- 7	66	01110	
l	Current Sink Accuracy	$2.7V \le V_{IN} \le 5.5V$		00	100	110	m۵	
'LED-		$3.0V \le V_{OUT} \le 5.5V$		$\begin{tabular}{ c c c c } \hline Min (3) & Typ \\ \hline 54 & 60 \\ \hline 90 & 100 \\ \hline 180 & 200 \\ \hline ng into \\ p & 5.3 \\ \hline 180 & 200 \\ \hline 100 & 5.3 \\ \hline 100 & 100 \\ \hline 100 $	200	220	IIIA	
			Coing into	100	Typ Max ⁽³⁾ 60 66 100 110 200 220 5.3 5.479 0.2 4.5 4.5 4.666 5 5.169 5.3 5.479 V _{OUT} / 2 4.8 4.8 6.3 1 1.153 100 106 1 1.05 400 534 534 610 1.8 4 168 240 VIN 0.7 VIN 0.7 VIN 400			
V _{OVP}	Output Over Voltage Protection	$2.7V \le V_{IN} \le 5.5V$	OVP		5.3	5.479	V	
			Hysteresis		0.2			
				4.275	4.5	4.666		
V _{OUT}	Output Voltage Regulation	$2.7V \le V_{IN} \le 5.5V$		4.75	5	5.169	V	
		1001 0 11		5.035	5.3	5.479		
V _{BAL}	BAL Pin Voltage Regulation	$2.7V \le V_{IN} \le 5.5V$			V _{OUT} / 2		V	
I _{IND}	IND Pin Current Regulation	$2.7V \le V_{IN} \le 5.5V$ $V_{IND} = 2.0V$		3.3	4.8	6.3	mA	
f _{SW}	Switching Frequency	2.7V ≤ V _{IN} ≤ 5.5V		0.882	1	1.153	MHz	
V _{FB}	Feedback Pin Regulation Voltage	$2.7V \le V_{IN} \le 5.5V$ $V_{OUT} = 4.6V$		94	100	106	mV	
V _{ALD/TEMP}	ALD/TEMP Pin Reference Voltage	2.7V ≤ V _{IN} ≤ 5.5V		0.95	1	1.05	V	
VEOC	EOC Pin Output Logic Low	$I_{LOAD} = 3 \text{ mA}$				400	mV	
I _{IN-CL}	Input Current Limit	V _{OUT} = 0V			534	610	mA	
I _{SD}	Shutdown Supply Current	Device Disabled 2.7V $\leq V_{IN} \leq 5.5V$			1.8	4	μA	
IQ	Quiescent Supply Current	$2.7V \le V_{IN} \le 5.5V$ $I_{OUT} = 0 \text{ mA}$ 5V Charge Mode Non-Switching			168	240	μΑ	
			High	1.23		VIN		
V _{STROBE}	Strobe Logic Thresholds	$2.7V \le V_{IN} \le 5.5V$	Low	0		0.7	V	
I ² C-Compati	ble Voltage Specifications (SCL	, SDA)					I	
V _{IL}	Input Logic Low	$2.7V \le V_{IN} \le 5.5V$		0		0.7	V	
V _{IH}	Input Logic High	$2.7V \le V_{IN} \le 5.5V$		1.23		V _{IN}	V	
V _{OL}	Output Logic Low	I _{LOAD} = 3 mA				400	mV	
I ² C-Compati	ble Timing Specifications (SCL,	SDA)			•		•	
t ₁	SCL (Clock Period)			294			ns	
t ₂	Data In Setup Time to SCL High	f _{SCL} = 400 kHz.		100			ns	
t ₃	Data Out Stable After SCL Low	f _{SCL} = 400 kHz.		0			ns	
t ₄	SDA Low Setup Time to SCL Low (Start)	f _{SCL} = 400 kHz.		100			ns	
t ₅	SDA High Hold Time After SCL High (Stop)	f _{SCL} = 400 kHz.		100			ns	

(1) All voltages are with respect to the potential at the GND pin.

(2) Junction-to-ambient thermal resistance (θ_{JA}) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36 µm/18 µm/36 µm (1.5oz/1oz/1.5oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1W.

(3) Min and Max limits are specified by design, test, or statistical analysis. Typical (typ.) numbers are not ensured, but do represent the most likely norm. Unless otherwise specified, conditions for Typ specifications are: V_{IN} = 3.6V and T_A = 25°C.







SNVS569B-MAY 2009-REVISED MAY 2013



Unless otherwise specified: $T_A = 25^{\circ}C$; $V_{IN} = 3.6V$; $C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT} = 2.2 \ \mu\text{F}$, $C1 = C2 = 1 \ \mu\text{F}$. Super-Capacitor = 0.5F TDK EDLC272020-501-2F-50,



6



SNVS569B-MAY 2009-REVISED MAY 2013

Input Current Limit

vs. Output Voltage Tri-Temp

Typical Performance Characteristics (continued)

Unless otherwise specified: $T_A = 25^{\circ}C$; $V_{IN} = 3.6V$; $C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT} = 2.2 \ \mu\text{F}$, $C1 = C2 = 1 \ \mu\text{F}$. Super-Capacitor = 0.5F TDK EDLC272020-501-2F-50,





 $V_{\sf IN}\,(V)$

Figure 14.

LM3550

Texas NSTRUMENTS

www.ti.com

SNVS569B-MAY 2009-REVISED MAY 2013



Typical Performance Characteristics (continued)

Unless otherwise specified: $T_A = 25^{\circ}C$; $V_{IN} = 3.6V$; $C_{IN} = 4.7 \ \mu$ F, $C_{OUT} = 2.2 \ \mu$ F, $C1 = C2 = 1 \ \mu$ F. Super-Capacitor = 0.5F TDK EDLC272020-501-2F-50,

Copyright © 2009–2013, Texas Instruments Incorporated



www.ti.com

Typical Performance Characteristics (continued)

Unless otherwise specified: $T_A = 25^{\circ}C$; $V_{IN} = 3.6V$; $C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT} = 2.2 \ \mu\text{F}$, $C1 = C2 = 1 \ \mu\text{F}$. Super-Capacitor = 0.5F TDK EDLC272020-501-2F-50,



LM3550

ÈXAS **ISTRUMENTS**

www.ti.com

SNVS569B-MAY 2009-REVISED MAY 2013

Torch Current vs. Input Voltage Code = 7

. ⊦85℃

V_{IN} (V)

Figure 27.

Feedback Voltage

vs. Input Voltage

Γ_Δ = +25℃

Torch Code = 7, $V_{LED} = 3.3V$

T_A = -30℃

+ 25℃

TDK EDLC272020-501-2F-50,

220

210

190

180 L 2.7

105

104

103 102

101

3.1 3.5 3.9 4.3 4.7 5.1

ILED (mA) 200







0.5

0.0 L 2.5

3.1

3.7

4.3

V_{IN} (V)

Figure 31.

4.9

5.5

Copyright © 2009–2013, Texas Instruments Incorporated

4.9

5.5

IND (mA)

4.2

4.1

4.0

2.5

3.1

3.7

4.3

V_{IN} (V)

Figure 32.



www.ti.com

Typical Performance Characteristics (continued)

Unless otherwise specified: $T_A = 25^{\circ}C$; $V_{IN} = 3.6V$; $C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT} = 2.2 \ \mu\text{F}$, $C1 = C2 = 1 \ \mu\text{F}$. Super-Capacitor = 0.5F TDK EDLC272020-501-2F-50,



5.3V Mode Super Capacitor Charge





5.3V Mode Super Capacitor Recharge



Figure 36.



Figure 38.

TEXAS INSTRUMENTS

www.ti.com

SNVS569B-MAY 2009-REVISED MAY 2013





www.ti.com





CIRCUIT DESCRIPTION

BASIC OPERATION

The LM3550 is a super-capacitor charger and high current-flash controller based upon a switched capacitor boost converter. On the charging end of the application, the LM3550 has a 534 mA (typ.) input current limit that prevents the part from drawing an excessive current when the super-capacitor voltage is below the target charge voltage. During the charge phase the LM3550 will run in current limit and adaptively change gains (1X, 1.5X, 2X) until the super-capacitor reaches its target charge voltage. Integrated into the LM3550 is an external NFET controller that allows the flash current drawn from the super-capacitor to remain regulated throughout the flash cycle. Flash timing and current level can be changed through the l²C-compatible interface.

DETAILED PIN DESCRIPTION

Strobe Pin

The STROBE pin on the LM3550 provides an external method of flash triggering. This allows a direct connection between a camera/imager and the LM3550 to be made avoiding any latency added due to communication delays in the micro-controller/micro-processor ($\mu C/\mu P$). The STROBE pin can be configured to be rising-edge sensitive (default) or level sensitive. In the rising-edge sensitive mode, the flash duration is controlled internally and will use the value stored in the FLASH duration bits (Options Control Register bits 3:0) to determine the pulse length. If Level Sensitive Mode is selected (Options Control Register bit 7 = '1'), the flash-pulse duration can be controlled externally. In this mode, when the STROBE pin is high, the flash will remain on as long as the duration does not exceed the value stored in the FLASH duration control bits. If the timing does exceed the internal flash-duration value, the LM3550 will automatically disable the flash current.

End of Charge Pin (\overline{EOC})

The EOC pin provides an external flag alerting the micro-controller/micro-processor that the super-capacitor has reached the end of charging. When the super-capacitor has reached the desired end-of-charge level, the EOC pin will transition from its default state (logic '1') to the EOC state (logic '0'). The EOC pin utilizes an open-drain driver that allows the EOC logic levels to be compatible with many of the common controller input/output (I/O) levels. Connecting a resistor between the system I/O supply and the EOC pin on the LM3550 ensures the proper voltage levels are utilized.

The state of the EOC pin can change during a flash event, or any other event whenever the super-capacitor voltage drops below 95% of the target charge voltage.

ALD/TEMP Pin

The ALD/TEMP pin allows the LM3550 to monitor the ambient light or ambient temperature and adjust the flash current through the LED/LEDs without requiring the $\mu C/\mu P$ to issue commands through the control interface.

For ambient light detection, a reverse-biased photosensor/diode and a resistor are required. For ambient temperature sensing, a negative temperature coefficient (NTC) thermistor and a resistor are required. Internal to the LM3550 are two comparators (based on a 1V reference) connected to the ALD/TEMP pin that provide three user-selectable regions of flash current adjustment. The trip-point thresholds are selectable in the ALD/TEMP Sense High and Low Registers.

If the ambient light or ambient temperature are sufficiently low (LM3550 in low region) the full-scale flash current will be allowed. As the lighting conditions or temperature increase, the LM3550 ALD/TEMP detection circuit transitions to the second level that limits the flash current to 70% or the full-scale value. For conditions where a flash is not required (Ambient Detection) or if the ambient temperature is too high to flash safely, placing the ALD/TEMP circuit in the high-detection level, the LM3550 will prevent a flash event from occurring. The functionality of the ALD/TEMP pin can be enabled or disabled through General Purpose Register (bit 6). These macro-functions, when enabled, off-load the $\mu C/\mu P$ and provide significant system-power savings.

To help filter out the 50 to 60 Hz noise caused by indoor lighting, a 1 μ F ceramic capacitor tied between the ALD/TEMP pin and GND is recommended.



IND Pin

The Indicator pin (IND) consists of a current source that is capable of driving a red indicator LED with 5 mA of drive current. This indicator LED can be turned on and off by toggling bit 7 in the General Purpose Register.

BAL Pin

The Balance pin (BAL), when connected to a super-capacitor (if needed), regulates the two sections of the super-capacitor so that voltage on either cell is equal to $\frac{1}{2}$ the output voltage. This ensures that an over-voltage condition on either cap section does not occur.

State Machine Description



Figure 45. Default State Diagram

BASIC DESCRIPTION

The state machine for the LM3550 involves five different states: Shutdown, Torch, Charge, Charge and Torch, and Flash.

The Shutdown state, or standby state, places the LM3550 in a low-power mode that will typically draw 1.8 μ A of current from the power supply.

The Torch state charges the super-capacitor up to $V_{LED} + V_{TREG}$ ($V_{TREG} \approx 300$ mV) and utilizes the internal current sink to drive the flash LEDs with a current up to 200 mA.

The Charge state places the LM3550 into a dedicated charge mode that provides the fastest means of charging the super-capacitor up to the target level (4.5V, 5.0V, 5.3V or Optimal).

The Charge and Torch State combines the functionality of both the Torch state and Charge state. This state allows the flash LEDs to be on during the charging of the super-capacitor. During the initial charging, the torch current is limited to 60 mA to allow the majority of the output current to be utilized in the super-capacitor charging. Once the target capacitor voltage is reached, the torch-current levels become fully adjustable.

The Flash state is responsible for driving the flash LEDs at the desired flash current. This state can be entered either through l²C-controlled event or through an external Strobe event.

SHUTDOWN STATE

The Shutdown state is the default power-up state. The LM3550 will enter the shutdown state when the STROBE pin is held low without a flash event occurring, and when the FLASH, TORCH and CHARGE bits in the General Purpose Register are equal to '0'.



TORCH STATE

The Torch state of the LM3550 provides the flash LED / LEDs with a constant current level that is safe for continuous operation. This state is useful in low light conditions when an imager is placed in movie / video mode. The Torch state is enabled when the Torch bit in the General Purpose Register is set to a '1' and the Flash and Charge bits are set to '0'. The desired torch current level (8 total levels between 60 mA and 200 mA) is set in the Current Control Register.

Enabling the torch bit will start up the LM3550 and begin charging the capacitor. Before a torch event can occur, the super-capacitor must be charged to a voltage greater than 3.0V. Once the super-capacitor reaches a voltage of 3.0V, the LED- pin will begin sinking current. In order for the torch current to be properly regulated, the super-capacitor must be charged up to a value that is greater than $V_{LED} + V_{TREG}$ ($V_{TREG} \approx 300 \text{ mV}$).

When in the Torch state, the LM3550 will regulate the proper output voltage (either 3.0V or $V_{LED} + V_{REG}$) utilizing a pulsed regulation scheme (PFM). During this mode, the part will operate in current limit until the output voltage reaches the target level. At that point, the charge-pump will turn off, and the super-capacitor will supply the load. Once the super-capacitor voltage drops below the turn-on threshold due to the loading caused by the torch current, the charge-pump will turn on again and re-charge the super-capacitor.

CHARGE STATE

The Charge state of the LM3550 provides the fastest charge time when compared to the other states of operation. In this state, the user has the option of charging the super-capacitor to a voltage equal to 4.5V, 5.0V, 5.3V or to an optimal voltage. The Charge state is enabled through the I²C interface by setting the Charge Bit to a '1' and setting the Flash and Torch Bits to a '0' in the General Purpose Register. The charge voltage is selectable by setting the two charge-mode bits (CM1 and CM0) also found in the General Purpose Register.

Depending on the input voltage and output voltage conditions, the LM3550 will deliver different charge currents to the super-capacitor. Charge current is dependent on the charge-pump gain.



Figure 46. Charge Current vs. Output Voltage

Fixed Voltage Charge Mode

During the Charge state, the LM3550 will operate in current limit until the target voltage is reached. For the 4.5V, 5.0V and 5.3V charge modes, the LM3550 will operate in a constant-frequency mode once the target voltage is reached for load currents greater than 60 mA. This allows the LM3550 to draw only the required current from the power source when the load current is less than the maximum. When the average output current exceeds the maximum of the LM3550, the part will return to the current limited operation until the target voltage is reached. If the output current is less than 60 mA, the LM3550 will operate in a PFM-burst mode.

Optimal Charge Mode

For the Optimal Charge Mode, the current-limited, pulsed regulation scheme (PFM) is used to maintain the target voltage. In Optimal Charge Mode, the LM3550 charges the super-capacitor to a level that is required to sustain a flash for a given period of time. Optimal Charge Mode compensates for variations in LED forward voltage and super-capacitor ESR by charging the capacitor to an optimal voltage that minimizes the power dissipated in the external current source during the flash. The user must calculate the required overhead voltage and select this value in the Options Control Register. For more information regarding the optimal charge mode, please see the **Optimal vs. Fixed Charge Mode** description in the Application Information section of this datasheet.



NOTE

When the LM3550 is placed into Optimal Charge Mode, the flash LEDs will begin to glow once the super-capacitor voltage exceeds 3.0V. The LEDs will continue to glow until the part is placed into shutdown, into the flash state, or into one of the fixed voltage charge modes.

TORCH AND CHARGE STATE

The Torch and Charge state provides the ability to utilize the torch functionality while charging to the selected target voltage. The Torch and Charge state is entered by setting the Torch bit and Charge bit to a '1' and by setting the Flash bit to a '0' in the General Purpose Register. Additionally, the CM1 and CM0 bits can be configured to define the target charge voltage.

During the initial charging of the super-capacitor, the Torch functionality will not be enabled until the capacitor voltage reaches 3.0V. Additionally, the Torch current is limited to 60 mA until the target voltage is reached. Once the output reaches the target, the current level specified in the Current Control Register is allowed.

In the event that the total output current exceeds the capacitor charge current ($I_{CHARGE} = I_{MAX} - I_{TORCH} - I_{EXTERNAL}$), causing the super-capacitor to drop below the target voltage, the LM3550 will automatically set the T2 bit in the Current Control Register to a '0', decreasing the torch current.



Figure 47. Torch Current Diagram

FLASH STATE

When entered, the LM3550's Flash state delivers a high-current burst of current to the Flash LEDs. To enter the Flash state, the Flash bit in the General Purpose Register must be set to a '1' or the STROBE pin must be pulled high (edge or level sensitive). The flash duration and current level are user adjustable via the I²C interface (F2-F0 in Current Control and FD3-FD0 in Options).

By default, a flash will not occur if the super-capacitor is not fully charged (i.e., the end-of-charge flag (\overline{EOC} pin) must transition low). If the Flash state was entered via the I²C interface (Flash bit = '1'), the LM3550 will automatically reset the Flash bit and the Torch bit to '0' upon completion of the flash. Additionally, after the flash event has occurred, the LM3550 will return to the charge state/mode that was in operation before the flash event with the exception of Optimal Charge Mode. (If Optimal Charge Mode was used before a flash, all charging is halted after the flash.)

Copyright © 2009–2013, Texas Instruments Incorporated

Texas Instruments

EOC FUNCTIONALITY

The LM3550's EOC provides an indicator alerting the controller that the super-capacitor has reached its target voltage. The EOC pin will transition low once the capacitor reaches 95% of the target voltage for the 4.5V, 5.0V and 5.3V modes or once the capacitor has reached the optimal charge voltage in Optimal Charge Mode.

During operation, the LM3550 will continue to monitor the voltage on the super-capacitor and will update the EOC pin when needed. Any time a mode transition occurs during Charge mode or Charge and Torch mode, the EOC state will be re-evaluated.

During Torch Mode, the \overline{EOC} will always indicate a charging state (\overline{EOC} = '1').



STATE DIAGRAM FGATE = '1'

By default, the LM3550 will prevent a flash event from occurring if the super-capacitor has not reached the target voltage (EOC = '0'). In the event that this restriction is not desired, the flash gate bit (FGATE in the General Purpose Register) can be set to a '1' disabling the end-of-charge requirement. Setting FGATE to a '1' allows the Flash state to be entered at anytime. If the super-capacitor is not charged to the proper voltage before the EOC pin indicates a full charge, the perceived duration and flash level could be lower than desired.



www.ti.com





I²C-Compatible Interface

DATA VALIDITY

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when SCL is LOW.



Figure 49. Data Validity Diagram

A pull-up resistor between VIO (Logic Power Supply) and SDA must be greater than [(VIO – V_{OL}) / 3.0 mA] to meet the V_{OL} requirement on SDA. Using a larger pull-up resistor results in lower switching current with slower edges, while using a smaller pull-up results in higher switching currents with faster edges.

START AND STOP CONDITIONS

START and STOP conditions classify the beginning and the end of the I²C session. A START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP conditions. The I²C bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise. The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when SCL is LOW.

SNVS569B-MAY 2009-REVISED MAY 2013



Figure 50. Start and Stop Conditions

TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LM3550 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LM3550 generates an acknowledge after each byte has been received.

After the START condition, the I^2C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM3550 address is 53h. For the eighth bit, a '0' indicates a WRITE and a '1' indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



Figure 51. Write Cycle

I²C-COMPATIBLE CHILD ADDRESS: 0x53



INTERNAL REGISTERS

Register	Internal Hex Address	Power On Value
General Purpose	0x10	0000 0000
Current Control	0xA0	1111 1000
Options	0xB0	1000 0000
ALD/TEMP Sense High	0xC0	1111 1001
ALD/TEMP Sense Low	0xD0	1100 0110



General Purpose Register Description

_	MSB	General Purpose Register B Register Address: 0x10						
	IND EN	A/T EN	FGATE	CM1	CM0	FLASH	CHARGE	TORCH
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

FLASH, CHARGE, and TORCH: Mode Bits (see Table 1 below).

CM0–CM1: Capacitor Charge Mode (see Table 2 below).

FGATE: Flash Gate Bit. If FGATE is a '0', then an end-of-charge condition must occur before a flash can take place. If FGATE is a '1', then an end-of-charge condition does not have to occur before a flash can take place.

A/T EN: ALD/TEMP Enable Bit

IND EN: Enable Indicator Current Source ('0' = Indicator Off, '1' = Indicator On)

Table 1. Control Modes

Flash	Charge	Torch	Mode
0	0	0	Disabled
0	0	1	Torch
0	1	0	Charge
0	1	1	Charge and Torch
1	X	х	Flash

Table 2. Capacitor Charge Level

CM1	CM0	Level
0	0	Optimal Charge Mode
0	1	4.5
1	0	5.0V
1	1	5.3V

Table 3. Gated Flash Control

FGATE Bit	Result
0	Flash only allowed after EOC reached
1	Flash allowed without EOC reached

Table 4. ALD/TEMP Control

A/T EN Bit	Result
0	ALD MODE DISABLED
1	ALD MODE ENABLED

Current Control Register Description

Current Control Register Register Address: 0xA0							
1	1	F2	F1	F0	T2	T1	T0
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

Table 5. Torch Level Table

T2	T1	ТО	Level
0	0	0	60 mA
0	0	1	80 mA

SNVS569B-MAY 2009-REVISED MAY 2013

Table 5. Torch Level Table (continued)

T2	T1	то	Level
0	1	0	100 mA
0	1	1	120 mA
1	0	0	140 mA
1	0	1	160 mA
1	1	0	180 mA
1	1	1	200 mA

Table 6. Flash Level Table

F2	F1	F0	FB Voltage Level
0	0	0	30 mV
0	0	1	40 mV
0	1	0	50 mV
0	1	1	60 mV
1	0	0	70 mV
1	0	1	80 mV
1	1	0	90 mV
1	1	1	100 mV

Options Control Register Description

MSB	Options Register Register Address: 0xB0									
SLE	OH2	OH1	OH0	FD3	FD2	FD1	FD0			
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0			

SLE: Strobe Level or Edge Sensitivity. '0' = Edge Sensitive, '1' = Level Sensitive

FD0-FD3: Flash Duration control bits (see Table 7).

OH0-OH2: Overhead Charge Voltage control bits (see Table 8).

Table 7. Time-out Duration Table

FD3	FD2	FD1	FD0	Time (msec)
0	0	0	0	16
0	0	0	1	32
0	0	1	0	48
0	0	1	1	64
0	1	0	0	80
0	1	0	1	96
0	1	1	0	112
0	1	1	1	128
1	0	0	0	144
1	0	0	1	160
1	0	1	0	176
1	0	1	1	192
1	1	0	0	208
1	1	0	1	224
1	1	1	0	240
1	1	1	1	512



www.ti.com

Table 8. Overhead Charge Voltage Table

OH2	OH1	OH0	Level
0	0	0	300 mV
0	0	1	400 mV
0	1	0	500 mV
0	1	1	600 mV
1	0	0	700 mV
1	0	1	800 mV
1	1	0	900 mV
1	1	1	1V

ALD/TEMP Sense High/Low Registers

_	MSB	ALD/TEMP Sense High Register B Register Address: 0xC0									
	1	1	SH5	SH4	SH3	SH2	SH1	SH0			
	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0			

Figure 52. ALD/TEMP Sense High Register

MSB		ALD/TEMP Sense Low Register Register Address: 0xD0										
1	1	SL5	SL4	SL3	SL2	SL1	SL0					
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0					

Figure 53. ALD/TEMP Sense Low Register

For ALD/TEMP Sense High and ALD/TEMP Sense Low, the trip levels are set by the following equation: Sense High/Low = $1V \times N/(2^6 - 1)$

(1)

where N is the decimal equivalent of the value stored in the ALD/TEMP Sense High/Low registers. $N_{\mbox{SENSEHIGH}}$ must be greater than $N_{\mbox{SENSELOW}}$.



www.ti.com

Application Information

Super-Capacitor Flash Variable Definitions:

V_{BATT} Voltage supplying charger circuit.

V_{CAP} Super-capacitor voltage at the end of the charge cycle and before a flash.

I_{CL} Maximum current allowed to be drawn from the battery.

I_{FLASH} LED current during the flash event.

t_{FLASH} Desired flash duration.

C_{sc} Super capacitor value.

 V_{LED} Flash diode forward voltage at I_{FLASH}.

V_{HR} The headroom required across the FET and the Sense resistor to maintain current sink regulation.

 V_{FB} The degeneration resistor R_{SENSE} regulation voltage that in part sets I_{FLASH} .

R_{DSON} On-Resistance of NFET.

 V_{RDSON} The voltage drop across the current source FET.

V_{PUMP} The initial SC voltage required for the Flash.

R_{SENSE} Current set resistor.

 V_{DROOP} Voltage droop on the super-capacitor during a flash of duration t_{FLASH} .

 $= I_{FLASH} \times t_{FLASH} / C_{SC}$

R_{ESR} Super-capacitor ESR value.

V_{ESR} Voltage drop due to SC ESR.

V_{BAL} Voltage drop due to LED ballast resistors

V_{OH} Overhead charge voltage required for constant current regulation during the entire flash duration.

 \mathbf{V}_{PUMP} V_{OH} + V_{LED}+ V_{ESR} = V_{FB} + V_{RDSON} + V_{ESR} + V_{LED} + V_{DROOP} + V_{BAL}

V_{HR} V_{FB} + V_{RDSON}

SUPER-CAPACITOR CHARGING TIME

The time it takes the LM3550 to charge a super-capacitor from 0V to the target voltage is highly dependent on the input voltage, output-voltage target, and super-capacitor capacitance value.

- The LM3550 will charge up a capacitor faster with higher input voltage and slower with lower input voltages. This is due to the LM3550 staying in the lower gains for longer periods of time.
- The LM3550 will charge up a capacitor faster if the target output voltage is lower and slower if the target output voltage is higher. For a given charge profile, a lower capacitor voltage will be reached faster than a higher voltage level.
- The LM3550 will charge up a capacitor having a lower capacitance value faster than a capacitor having a higher capacitance level.

	Opt. MODE ⁽¹⁾	FIXED VOLTAGE MODE		
VIN	4.38V	4.5V	5.0V	5.3V
4.2V	4.565s	5.087s	6.314s	7.014s
3.6V	5.207s	5.765s	6.978s	7.832s
3.0V	6.090s	6.446s	7.870s	8.904s

Table 9. Super-Capacitor Charging Times 0.5F Capacitor, 0V to Target

(1) Optimal Mode Flash = 2 LEDs @ 3A (1.5A Each) for 48 ms. Super-Capacitor Part#: TDK EDLC272020-501-2F-50



SUPER-CAPACITOR VOLTAGE PROFILE

When a constant load current is drawn from the charged super-capacitor, the voltage on the capacitor will change. The capacitor ESR and capacitance both affect the discharge profile.



At the beginning of the flash (t_{START}), the super-capacitor voltage will drop due to the super-capacitor's ESR. The magnitude of the drop is equal to the flash current (I_{FLASH}) multiplied by the ESR (R_{ESR}).

$$V_{\rm ESR} = I_{\rm FLASH} \times R_{\rm ESR} \tag{2}$$

Once the initial voltage drop occurs (V_{ESR}) the super-capacitor voltage will decay at a constant rate until the flash ends (t_{FINISH}). The voltage droop (V_{DROOP}) during the flash event is equal to flash current (I_{FLASH}) multiplied by the flash duration (t_{FLASH}) divided by the capacitance value of the super-capacitor (C_{SC}).

$$V_{DROOP} = (I_{FLASH} \times t_{FLASH}) / C_{SO}$$

After the flash event has finished, the voltage on the super-capacitor will increase due to the absence of current flowing through the ESR of the super-capacitor. This step-up is equal to

PEAK FLASH CURRENT

To set the peak flash current controlled by the LM3550, a current setting resistor must be placed between the source of the current source and ground (FB to GND). The LM3550 will regulate the voltage across the resistor to a value between 100 mV and 30 mV depending on the setting in the Current Control Register. Using the 100 mV setting, the peak flash current can be found using the following equation:

The LM3550 provides eight feedback voltage levels allowing eight different current settings. The current ranges from 100% of Full-Scale (100 mV setting) down to 30% of Full-Scale (30 mV setting) in 10% steps.

MAXIMUM FLASH DURATION

Several factors determine the maximum achievable flash pulse duration. The flash current magnitude, feedback voltage, R_{DSON} of the current source FET, super-capacitor capacitance (C_{SC}), super-capacitor ESR (R_{ESR}) and super-capacitor charge voltage (V_{CAP}) determine the LM3550's ability to regulate the flash current for a given amount of time.

 t_{FLASH} (max.) = ($C_{SC} \times V_{DROOP}$) / I_{FLASH}

where

•
$$V_{DROOP} = V_{CAP} - V_{LED} - [I_{FLASH} \times (R_{ESR} + R_{DSON} + \{R_{BAL}/N)\}] - V_{FB}$$

• $N = \# \text{ of Flash LEDs}$ (6)

Example:

If V_{CAP} = 5.3V, V_{LED} = 4V (@1.5A), I_{FLASH} (total) = 3A, C_{SC} = 0.5F, R_{ESR} = 50 m Ω , R_{DSON} = 40m Ω , V_{FB} = 100 mV, and R_{BAL} = 75 m Ω

Then $V_{DROOP} = 0.82V$ and t_{FLASH} (max.) = 136 ms

(5)

(3)



(8)

SNVS569B-MAY 2009-REVISED MAY 2013



OPTIMAL CHARGE MODE VS. FIXED VOLTAGE MODE

The LM3550 provides two types of super-capacitor charging modes: Fixed Voltage and Optimal Charge.

In Fixed Voltage Mode, the LM3550 will charge and regulate the super-capacitor to either 4.5V, 5V or 5.3V. This mode is useful if the LM3550 is going to be used for both flash and fixed-rail applications (power supply for audio or PA sub-systems).

If the LM3550 is only going to be used as a super-capacitor charger and flash controller, the Optimal Charge Mode provides many advantages over the Fixed Voltage Mode. Optimal Charge Mode will charge the super-capacitor to the minimum voltage that is required to sustain a flash pulse compensating for variations in super-capacitor ESR and LED forward voltage due to temperature and process. To properly use the Optimal Charge Mode, the Overhead Voltage (V_{OH}) must be determined. The Overhead Voltage is equal to the voltage required to maintain current source regulation (V_{HR}) plus the voltage droop (V_{DROOP}) on the super-capacitor due to the flash event.

$$V_{OH} = V_{DROOP} + V_{HR} = (I_{FLASH} \times t_{FLASH} / C_{SC}) + V_{FB} + (I_{FLASH} \times R_{DSDON})$$
(7)

and

 $V_{CAP} = V_{OH} + V_{LED} + [I_{FLASH} \times (R_{ESR} + R_{BAL} / N)]$

where

N = Number of Flash LEDs

Example:

If V_{LED} (peak)= 4.1V (@1.5A), I_{FLASH} (total) = 3A, C_{SC} = 0.5F, R_{ESR} = 50 m Ω , R_{DSON} = 40 m Ω , V_{FB} = 100 mV, R_{BAL} = 75 m Ω , and t_{FLASH} = 64 ms

Then $V_{OH} = 0.604V$ and $V_{CAP} = 4.97V$

NOTE

 V_{LED} (peak) is equal to the LED voltage before self-heating occurs. Once current flows through the LED, the LED will heat up, and the forward voltage will decrease until it reaches a steady-state level. This voltage drop is dependent on the LED and the PCB layout.

Based on this calculation, setting the Overhead Voltage to 600 mV in the Current Control Register should ensure a regulated 3A flash pulse over the entire flash duration.

Unlike Fixed Voltage Mode, Optimal Charge Mode will adjust the super-capacitor voltage upon changes in LED forward voltage and variation in super-capacitor ESR, ensuring that the super-capacitor does not charge to a voltage higher than needed. By charging optimally, the LM3550 can potentially charge the super-capacitor to its EOC state faster due to the target voltage being lower, and it helps ease the thermal loading on the current source FET during the flash.

Power-Saving Example



www.ti.com

Optimal Charge vs. Fixed Voltage Charge









```
Peak Power Dissipation Across Current Source FET
```

 P_{NFET} (max.) = $I_{FLASH} \times (V_{OH} - V_{FB})$

where

• Optimal Mode = 1.5W, Fixed Voltage Mode (5.3V) = 2.4W

(9)

(10)

Average Power Dissipation Across Current Source FET (64 ms Pulse)

 $\mathsf{P}_{\mathsf{NFET}}(\mathsf{avg.}) = \mathsf{I}_{\mathsf{FLASH}} \times [\mathsf{V}_{\mathsf{OH}} - (\mathsf{V}_{\mathsf{DROOP}} \div 2) - \mathsf{V}_{\mathsf{FB}}]$

where

• Optimal Mode = 936 mW, Fixed Voltage Mode (5.3V) = 1.824W

COMPONENT SELECTION

Super-Capacitor

Super-capacitors, or electrochemical double-layer capacitors (EDLC's), have a very high energy density compared to other capacitor types. Most super-capacitors aimed at applications requiring voltages higher than 3V are three-terminal devices (two super-capacitor cells stacked in series). Special care must be taken to ensure that the voltage on each cell of the super-capacitor does not exceed the maximum rating (typically 2.75V to 2.85V, depending on the manufacturer). The LM3550 is capable of safely charging super-capacitors of many different capacitances up to a $V_{OUT}(max.) = 5.3V$ typ.

The capacitor balance pin (BAL) on the LM3550 ensures that the voltage on each cell is equal to half of the output voltage to prevent an over-voltage condition on either cell. If either cell fails as a short, the BAL pin will not prevent the second cell from being damaged.

Copyright © 2009–2013, Texas Instruments Incorporated



www.ti.com

NOTE

The LM3550 is not designed to work with low-voltage, single-cell super-capacitors.

Boost Capacitors

The LM3550 requires 4 external capacitors for proper operation ($C_1 = C_2 = 1\mu$ F; $C_{IN} = 4.7 \mu$ F; $C_{OUT} = 2.2 \mu$ F). Surface-mount multi-layer ceramic capacitors are recommended. These capacitors are small, inexpensive and have very low equivalent series resistance (ESR <20 m Ω typ.). Tantalum capacitors, OS-CON capacitors, and aluminum electrolytic capacitors are not recommended for use with the LM3550 due to their high ESR, as compared to ceramic capacitors.

For most applications, ceramic capacitors with X7R or X5R temperature characteristic are preferred for use with the LM3550. These capacitors have tight capacitance tolerance (as good as $\pm 10\%$) and hold their value over temperature (X7R: $\pm 15\%$ over -55° C to 125° C; X5R: $\pm 15\%$ over -55° C to 85° C).

Capacitors with Y5V or Z5U temperature characteristic are generally not recommended for use with the LM3550. Capacitors with these temperature characteristics typically have wide capacitance tolerance (+80%, -20%) and vary significantly over temperature (Y5V: +22%, -82% over -30°C to +85°C range; Z5U: +22%, -56% over +10°C to +85°C range). Under some conditions, a nominal 1 μ F Y5V or Z5U capacitor could have a capacitance of only 0.1 μ F. Such detrimental deviation is likely to cause Y5V and Z5U capacitors to fail to meet the minimum capacitance requirements of the LM3550.

The recommended voltage rating for the capacitors is 10V to account for DC bias capacitance losses.

Current Source FET

Choosing the proper current source MOSFET is required to ensure accurate flash current delivery. N-Channel MOSFETs (NFET) with allowed drain-to-source voltages (V_{DS}) greater than 5.5V are required. In order to prevent damage to the current source NFET, special attention must be given to the pulsed-current rating of the MOSFET. The NFET must be sized appropriately to handle the desired flash current and flash duration. Most MOSFET manufacturers provide curves showing the NFET's pulsed performance in the electrical characteristics section of their datasheets. A MOSFET's performance rating at temperature, primarily temperatures greater than 40°C, must also be investigated to ensure NFET does not become thermally damaged during a flash pulse. An NFET possessing low R_{DSON} values helps improve the efficiency of the flash pulse.

ALD/TEMP Components

NTC SELECTION

NTC thermistors have a temperature-to-resistance relationship of:

$$R(T) = R_{25^{\circ}C} \times e^{\left[\beta \left(\frac{1}{\Gamma^{\circ}C + 273} - \frac{1}{298}\right)\right]}$$
(11)

where β is given in the thermistor datasheet and $R_{25^{\circ}C}$ is the thermistor's value at +25°C. R1 in is chosen so that it is equal to:

$$R1 = \frac{V_{\text{TRIP}}R_{\text{T}(\text{TRIP})}}{(V_{\text{BIAS}} - V_{\text{TRIP}})}$$
(12)

where $R_{T(TRIP)}$ is the thermistors value at the temperature trip point, V_{BIAS} is shown in the Thermistor Resistive Divider Response vs. Temperature graph below, and V_{TRIP} = 800 mV (typ.). Choosing R1 here gives a more linear response around the temperature trip voltage. For example, with V_{BIAS} = 1.8V and a thermistor whose nominal value at +25°C is 100 k Ω and a β = 4500K, the trip point is chosen to be +85°C. The value of R(T) at 85°C is:

 $R(T) = 100 \text{ k}\Omega \text{ x e}^{\left[\frac{\beta}{85 + 273} - \frac{1}{298}\right]} = 7.959 \text{ k}\Omega$ R1 is then: $\frac{0.8V \times 7.959 \text{ k}\Omega}{1.8V - 0.8V} = 6.367 \text{ k}\Omega$

(13)



SNVS569B-MAY 2009-REVISED MAY 2013

Setting the ALD/TEMP Sense High Register to N = 50 or hex 0x32 will place the upper trip point to approx. 800 mV. Voltages higher than 800 mV will prevent the flash LED from turning on. Based on the curve, the Sense Low Register can be set to a lower code to give a second LED current threshold (70% flash). Voltages lower than the value stored in the Sense Low Register will allow a full current flash.



Figure 56. Thermistor Resistive Divider Response vs Temperature

If the temperature changes during a flash event, meaning $V_{ALS/TEMP}$ crosses the Sense High and/or Sense Low values, the current will scale to the appropriate zone current.

The thermistor should be placed as close to the Flash LEDs as possible. This will provide the best thermal coupling (lowest thermal resistance).



Figure 57. Thermistor Voltage Divider and Sensing Circuit

AMBIENT LIGHT SENSOR

If the ALD/TEMP pin is not used for ambient/LED temperature monitoring, it can be used for ambient light detection. The LM3550 provides three regions of current control based upon ambient conditions. The three regions are defined using the Sense High and Sense Low Registers to set the zone boundaries (user-configurable from 0 to 1V). Most ambient light sensors are reverse-biased diodes that leak current proportional to the amount of ambient light reaching the sensor. This current is then translated into a voltage by using a resistor in series with the light sensor. The voltage-setting resistor will vary based upon the desired ambient detection range and manufacturer.



www.ti.com



Most ambient light sensors suggest placing a capacitor in parallel with the voltage-setting resistor in order to help filter the 50/60 Hz. noise generated by fluorescent overhead lighting. This capacitor can range from no capacitor up to 10 μ F. The key is to filter the noise so that the peak-to-peak voltage is less than 16 mV (LSB size of the ALD/TEMP Sense High and Sense Low settings). Please refer to the ambient light sensor's datasheet for the recommended capacitor value.



The Flash current drops to 70% of the peak once the voltage on the ALD/TEMP pin exceeds the Sense Low trip point.

Figure 58. Effect of ALD/TEMP Voltage Rising during a Flash





The Flash event is not allowed to start if the voltage on ALD/TEMP is higher that the Sense High Trip point.

Figure 59. Effect of ALD/TEMP Voltage Dropping during a Flash

LAYOUT CONSIDERATIONS

The UQFN is a leadless package with very good thermal properties. This package has an exposed DAP (die attach pad) at the underside center of the package measuring 1.86 mm x 2.2 mm. The main advantage of this exposed DAP is to offer low thermal resistance when soldered to the thermal ground pad on the PCB. For good PCB layout a 1:1 ratio between the package and the PCB thermal land is recommended. To further enhance thermal conductivity, the PCB thermal ground pad may include vias to a 2nd layer ground plane. For more detailed instructions on mounting UQFN packages, please refer to Texas Instruments Application Note AN-1187 (SNOA401).

The proceeding steps must be followed to ensure stable operation and proper current source regulation.

- 1. Bypass V_{IN} with at least a 4.7 μ F ceramic capacitor. Connect the positive terminal of this capacitor as close as possible to V_{IN} .
- 2. Connect C_{OUT} as close to the VOUT pin as possible with at least a 2.2 μ F capacitor.
- 3. Connect the return terminals of the input capacitor and the output capacitor as close as possible to the exposed DAP and GND pins through low impedance traces.
- 4. Place the two 1 µF flying capacitors (C1 and C2) as close to the LM3550 C1+/- and C2+/- pins as possible.
- 5. To minimize losses during the flash pulse, it is recommended that the flash LEDs, the current source NFET, and current-setting resistor be placed as close to the super capacitor as possible.

THERMAL PROTECTION

Internal thermal protection circuitry disables the LM3550 when the junction temperature exceeds 145°C (typ.). This feature protects the device from being damaged by high die temperatures that might otherwise result from excessive power dissipation. The device will recover and operate normally when the junction temperature falls below 125°C (typ.). It is important that the board layout provide good thermal conduction to keep the junction temperature within the specified operating ratings.

32 Submit Documentation Feedback

Copyright © 2009–2013, Texas Instruments Incorporated

Changes from Revision A (May 2013) to Revision B Changed layout of National Data Sheet to TI format		'age
•	Changed layout of National Data Sheet to TI format	. 31

REVISION HISTORY

www.ti.com



3-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
LM3550SP/NOPB	ACTIVE	UQFN	NHU	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-30 to 85	3550	Samples
LM3550SPX/NOPB	ACTIVE	UQFN	NHU	20	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-30 to 85	3550	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3550SP/NOPB	UQFN	NHU	20	1000	178.0	12.4	2.7	3.2	0.8	8.0	12.0	Q1
LM3550SPX/NOPB	UQFN	NHU	20	4500	330.0	12.4	2.7	3.2	0.8	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

8-May-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3550SP/NOPB	UQFN	NHU	20	1000	213.0	191.0	55.0
LM3550SPX/NOPB	UQFN	NHU	20	4500	367.0	367.0	35.0

MECHANICAL DATA

NHU0020A





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com