

### FEATURES

**Fully integrated VCO/PLL core**

0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz

0.41 ps rms jitter from 12 kHz to 20 MHz at 125 MHz

Input crystal or clock frequency of 25 MHz

**Preset divide ratios for 156.25 MHz, 33.33 MHz, 100 MHz, and 125 MHz**

**Choice of LVPECL or LVDS output format**

**Integrated loop filter**

**6 copies of reference clock output**

**Rates configured via strapping pins**

**Space saving 6 mm × 6 mm 40-lead LFCSP**

**0.48 W power dissipation (LVDS operation)**

**0.69 W power dissipation (LVPECL operation)**

**3.3 V operation**

### APPLICATIONS

**Ethernet line cards, switches, and routers**

**SCSI, SATA, and PCI-express**

**PCI support included**

**Low jitter, low phase noise clock generation**

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### GENERAL DESCRIPTION

The AD9571 provides a multioutput clock generator function comprising a dedicated PLL core that is optimized for Ethernet line card applications. The integer-N PLL design is based on the Analog Devices, Inc., proven portfolio of high performance, low jitter frequency synthesizers to maximize network performance. Other applications with demanding phase noise and jitter requirements also benefit from this part.

The PLL section consists of a low noise phase frequency detector (PFD), a precision charge pump (CP), a low phase noise voltage controlled oscillator (VCO), and a preprogrammed

feedback divider and output divider. By connecting an external crystal or reference clock to the REFCLK pin, frequencies up to 156.25 MHz can be locked to the input reference.

Each output divider and feedback divider ratio is preprogrammed for the required output rates. No external loop filter components are required, thus conserving valuable design time and board space.

The AD9571 is available in a 40-lead 6 mm × 6 mm lead frame chip scale package and can be operated from a single 3.3 V supply. The operating temperature range is -40°C to +85°C.




Figure 2. Typical Application

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features .....	1	ESD Caution.....	9
Applications.....	1	Pin Configuration and Function Descriptions.....	10
Functional Block Diagram .....	1	Typical Performance Characteristics .....	12
General Description .....	1	Terminology .....	13
Revision History .....	2	Theory of Operation .....	14
Specifications.....	3	Outputs .....	14
PLL Characteristics .....	3	Phase Frequency Detector (PFD) and Charge Pump.....	15
LVDS Clock Output Jitter.....	4	Power Supply.....	15
LVPECL Clock Output Jitter.....	5	CMOS Clock Distribution .....	15
CMOS Clock Output Jitter.....	5	LVPECL Clock Distribution .....	16
Reference Input.....	5	LVDS Clock Distribution .....	16
Clock Outputs.....	6	Reference Input.....	16
Timing Characteristics.....	6	Power and Grounding Considerations and Power Supply Rejection .....	16
Control Pins .....	7	Outline Dimensions .....	17
Power.....	7	Ordering Guide.....	17
Crystal Oscillator.....	7		
Timing Diagrams.....	8		
Absolute Maximum Ratings.....	9		
Thermal Resistance .....	9		

**REVISION HISTORY****8/09—Revision 0: Initial Version**

## SPECIFICATIONS

### PLL CHARACTERISTICS

Typical (typ) is given for  $V_S = 3.3$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
PHASE NOISE CHARACTERISTICS					
PLL Noise (156.25 MHz LVDS Output)					
@ 1 kHz		-120		dBc/Hz	33.33 MHz output disabled
@ 10 kHz		-126		dBc/Hz	33.33 MHz output disabled
@ 100 kHz		-126		dBc/Hz	33.33 MHz output disabled
@ 1 MHz		-145		dBc/Hz	33.33 MHz output disabled
@ 10 MHz		-151		dBc/Hz	33.33 MHz output disabled
@ 30 MHz		-152		dBc/Hz	33.33 MHz output disabled
PLL Noise (125 MHz LVDS Output)					
@ 1 kHz		-122		dBc/Hz	33.33 MHz output disabled
@ 10 kHz		-128		dBc/Hz	33.33 MHz output disabled
@ 100 kHz		-128		dBc/Hz	33.33 MHz output disabled
@ 1 MHz		-147		dBc/Hz	33.33 MHz output disabled
@ 10 MHz		-152		dBc/Hz	33.33 MHz output disabled
@ 30 MHz		-152		dBc/Hz	33.33 MHz output disabled
PLL Noise (100 MHz LVDS Output)					
@ 1 kHz		-122		dBc/Hz	33.33 MHz output disabled
@ 10 kHz		-129		dBc/Hz	33.33 MHz output disabled
@ 100 kHz		-129		dBc/Hz	33.33 MHz output disabled
@ 1 MHz		-147		dBc/Hz	33.33 MHz output disabled
@ 10 MHz		-150		dBc/Hz	33.33 MHz output disabled
@ 30 MHz		-150		dBc/Hz	33.33 MHz output disabled
PLL Noise (156.25 MHz LVPECL Output)					
@ 1 kHz		-120		dBc/Hz	33.33 MHz output disabled
@ 10 kHz		-125		dBc/Hz	33.33 MHz output disabled
@ 100 kHz		-125		dBc/Hz	33.33 MHz output disabled
@ 1 MHz		-145		dBc/Hz	33.33 MHz output disabled
@ 10 MHz		-151		dBc/Hz	33.33 MHz output disabled
@ 30 MHz		-152		dBc/Hz	33.33 MHz output disabled

# AD9571

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
PLL Noise (125 MHz LVPECL Output)					
@ 1 kHz		-121		dBc/Hz	33.33 MHz output disabled
@ 10 kHz		-127		dBc/Hz	33.33 MHz output disabled
@ 100 kHz		-128		dBc/Hz	33.33 MHz output disabled
@ 1 MHz		-148		dBc/Hz	33.33 MHz output disabled
@ 10 MHz		-152		dBc/Hz	33.33 MHz output disabled
@ 30 MHz		-153		dBc/Hz	33.33 MHz output disabled
PLL Noise (100 MHz LVPECL Output)					
@ 1 kHz		-115		dBc/Hz	33.33 MHz output disabled
@ 10 kHz		-121		dBc/Hz	33.33 MHz output disabled
@ 100 kHz		-128		dBc/Hz	33.33 MHz output disabled
@ 1 MHz		-148		dBc/Hz	33.33 MHz output disabled
@ 10 MHz		-150		dBc/Hz	33.33 MHz output disabled
@ 30 MHz		-150		dBc/Hz	33.33 MHz output disabled
Phase Noise (33.33 MHz CMOS Output)					
@ 1 kHz		-131		dBc/Hz	
@ 10 kHz		-138		dBc/Hz	
@ 100 kHz		-139		dBc/Hz	
@ 1 MHz		-151		dBc/Hz	
@ 5 MHz		-152		dBc/Hz	
Phase Noise (25 MHz CMOS Output)					
@ 1 kHz		-133		dBc/Hz	
@ 10 kHz		-143		dBc/Hz	
@ 100 kHz		-147		dBc/Hz	
@ 1 MHz		-148		dBc/Hz	
@ 5 MHz		-148		dBc/Hz	
Spurious Content <sup>1</sup>		-70		dBc	Dominant amplitude with all outputs active
PLL Figures of Merit		-217.5		dBc/Hz	

<sup>1</sup> When the 33.33 MHz, 100 MHz, and 125 MHz clocks are enabled simultaneously, a worst-case -50 dBc spurious content may be presented on Pin 21 and Pin 22 only.

## LVDS CLOCK OUTPUT JITTER

Typical (typ) is given for  $V_S = 3.3$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2.

Jitter Integration Bandwidth (Typ)	100 MHz	125 MHz <sup>1</sup> , 33.33 MHz = Off/On	156.25 MHz	Unit	Test Conditions/Comments
12 kHz to 20 MHz	0.50	0.41/0.77	0.41	ps rms	LVDS output frequency combinations are 1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz, 1 × 33.33 MHz
1.875 MHz to 20 MHz			0.17	ps rms	LVDS output frequency combinations are 1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz, 1 × 33.33 MHz
200 kHz to 10 MHz	0.30	0.24/0.66		ps rms	LVDS output frequency combinations are 1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz, 1 × 33.33 MHz

<sup>1</sup> The typical 125 MHz rms jitter data collected from the differential pair of Pin 21 and Pin 22, unless otherwise noted.

**LVPECL CLOCK OUTPUT JITTER**

Typical (typ) is given for  $V_S = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 3.**

Jitter Integration Bandwidth (Typ)	100 MHz	125 MHz <sup>1</sup> , 33.33 MHz = Off/On	156.25 MHz	Unit	Test Conditions/Comments
12 kHz to 20 MHz	0.54	0.42/2.0	0.45	ps rms	LVPECL output frequency combinations are 1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz, 1 × 33.33 MHz
1.875 MHz to 20 MHz			0.22	ps rms	LVPECL output frequency combinations are 1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz, 1 × 33.33 MHz
200 kHz to 10 MHz	0.31	0.25/1.9		ps rms	LVPECL output frequency combinations are 1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz, 1 × 33.33 MHz

<sup>1</sup> The typical 125 MHz rms jitter data collected from the differential pair of Pin 21 and Pin 22, unless otherwise noted.

**CMOS CLOCK OUTPUT JITTER**

Typical (typ) is given for  $V_S = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 4.**

Jitter Integration Bandwidth	25 MHz	33.33 MHz	Unit	Test Conditions/Comments
12 kHz to 5 MHz	0.82	0.53	ps rms	N/A
200 kHz to 5 MHz	0.80	0.43	ps rms	N/A

**REFERENCE INPUT**

Typical (typ) is given for  $V_S = 3.3\text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted. Minimum (min) and maximum (max) values are given over full  $V_S$  and  $T_A$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) variation.

**Table 5.**

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
CLOCK INPUT (REFCLK)					
Input Frequency		25		MHz	
Input High Voltage	2.0			V	
Input Low Voltage			0.8	V	
Input Current	-1.0		+1.0	$\mu\text{A}$	
Input Capacitance		2		pF	

# AD9571

## CLOCK OUTPUTS

Typical (typ) is given for  $V_S = 3.3 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted. Minimum (min) and maximum (max) values are given over full  $V_S$  and  $T_A$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) variation.

Table 6.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LVPECL CLOCK OUTPUTS					
Output Frequency			156.25	MHz	
Output High Voltage ( $V_{OH}$ )	$V_S - 1.24$	$V_S - 1.05$	$V_S - 0.83$	V	
Output Low Voltage ( $V_{OL}$ )	$V_S - 2.07$	$V_S - 1.87$	$V_S - 1.62$	V	
Output Differential Voltage ( $V_{OD}$ )	700	825	950	mV	
Duty Cycle	45		55	%	
LVDS CLOCK OUTPUTS					
Output Frequency			156.25	MHz	
Differential Output Voltage ( $V_{OD}$ )	250	350	475	mV	
Delta $V_{OD}$			25	mV	
Output Offset Voltage ( $V_{OS}$ )	1.125	1.25	1.375	V	
Delta $V_{OS}$			25	mV	
Short-Circuit Current ( $I_{SA}, I_{SB}$ )		14	24	mA	Output shorted to GND
Duty Cycle	45		55	%	
CMOS CLOCK OUTPUTS					
Output Frequency			33.33	MHz	
Output High Voltage ( $V_{OH}$ )	$V_S - 0.1$			V	Sourcing 1.0 mA current
Output Low Voltage ( $V_{OL}$ )			0.1	V	Sinking 1.0 mA current
Duty Cycle	42		58	%	

## TIMING CHARACTERISTICS

Typical (typ) is given for  $V_S = 3.3 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted. Minimum (min) and maximum (max) values are given over full  $V_S$  and  $T_A$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) variation.

Table 7.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LVPECL					
Output Rise Time, $t_{RP}$	480	625	810	ps	Termination = 200 $\Omega$ to 0 V; $C_{LOAD} = 0 \text{ pF}$ 20% to 80%, measured differentially
Output Fall Time, $t_{FP}$	480	625	810	ps	80% to 20%, measured differentially
LVDS					
Output Rise Time, $t_{RL}$	160	350	540	ps	Termination = 100 $\Omega$ differential; $C_{LOAD} = 0 \text{ pF}$ 20% to 80%, measured differentially
Output Fall Time, $t_{FL}$	160	350	540	ps	80% to 20%, measured differentially
CMOS					
Output Rise Time, $t_{RC}$	0.25	0.50	2.5	ns	Termination = 50 $\Omega$ to 0 V; $C_{LOAD} = 5 \text{ pF}$ 20% to 80%
Output Fall Time, $t_{FC}$	0.25	0.70	2.5	ns	80% to 20%

## CONTROL PINS

Typical (typ) is given for  $V_S = 3.3 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted. Minimum (min) and maximum (max) values are given over full  $V_S$  and  $T_A$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) variation.

Table 8.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
INPUT CHARACTERISTICS					
REFSEL Pin					REFSEL has a 30 k $\Omega$ pull-up resistor.
Logic 1 Voltage	2.0			V	
Logic 0 Voltage			0.8	V	
Logic 1 Current			1.0	$\mu\text{A}$	
Logic 0 Current			155	$\mu\text{A}$	
FREQSEL Pin					FREQSEL has a 150 k $\Omega$ pull-up resistor and a 100 k $\Omega$ pull-down resistor.
Logic 1 Voltage	$2/3(V_S) + 0.2$			V	
Logic 0 Voltage			$1/3(V_S) - 0.2$	V	
Logic 1 Current			45	$\mu\text{A}$	
Logic 0 Current			30	$\mu\text{A}$	
FORCE_LOW Pin					FORCE_LOW has a 16 k $\Omega$ pull-down resistor.
Logic 1 Voltage	2.0			V	
Logic 0 Voltage			0.8	V	
Logic 1 Current			240	$\mu\text{A}$	
Logic 0 Current			2.0	$\mu\text{A}$	

## POWER

Typical (typ) is given for  $V_S = 3.3 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted. Minimum (min) and maximum (max) values are given over full  $V_S$  and  $T_A$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) variation.

Table 9.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Power Supply	3.0	3.3	3.6	V	
LVDS Power Dissipation		480	600	mW	
LVPECL Power Dissipation		690	860	mW	

## CRYSTAL OSCILLATOR

Typical (typ) is given for  $V_S = 3.3 \text{ V} \pm 10\%$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted. Minimum (min) and maximum (max) values are given over full  $V_S$  and  $T_A$  ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) variation.

Table 10.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
CRYSTAL SPECIFICATION					
Frequency		25		MHz	Fundamental mode
ESR			50	$\Omega$	
Load Capacitance		14		pF	
Phase Noise		-135		dBc/Hz	@1 kHz offset
Stability	-30		+30	ppm	

## TIMING DIAGRAMS




Figure 3. LVPECL Timing, Differential

07499-003




Figure 5. CMOS Timing, Single-Ended, 5 pF Load

07499-005




Figure 4. LVDS Timing, Differential

07499-004



## ABSOLUTE MAXIMUM RATINGS

Table 11.

Parameter	Rating
VS to GND	−0.3 V to +3.6 V
REFCLK to GND	−0.3 V to VS + 0.3 V
BYPASSx to GND	−0.3 V to VS + 0.3 V
XO to GND	−0.3 V to VS + 0.3 V
FORCE_LOW, FREQSEL, and REFSEL to GND	−0.3 V to VS + 0.3 V
25M, 33M, 100M/125M, and 156M to GND	−0.3 V to VS + 0.3 V
Junction Temperature <sup>1</sup>	150°C
Storage Temperature Range	−65°C to +150°C

<sup>1</sup> See Table 12 for  $\theta_{JA}$ .

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Thermal impedance measurements were taken on a 4-layer board in still air in accordance with EIA/JESD51-7.

Table 12. Thermal Resistance

Package Type	$\theta_{JA}$	Unit
40-Lead LFCSP	27.5	°C/W

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



Pin No.	Mnemonic	Description
33	VS	Power Supply Connection for the 106.25 MHz LVDS Output Buffer and Output Dividers.
35	VS	Power Supply Connection for the FC VCO.
37	FORCE_LOW	Forces the 33.33 MHz output into a low state.
39	VS	Power Supply Connection for the FC PLL.
40	VS	Power Supply Connection for Miscellaneous Logic.

<sup>1</sup> The exposed paddle on this package is an electrical connection as well as a thermal enhancement. For the device to function properly, the paddle must be attached to ground (GND).

TYPICAL PERFORMANCE CHARACTERISTICS

Both 100 MHz and 125 MHz outputs enabled; 33.33 MHz output disabled.




Figure 7. 125 MHz Phase Noise




Figure 9. 156.25 MHz Phase Noise




Figure 8. 25 MHz Phase Noise




Figure 10. 100 MHz Phase Noise

07489-007

07489-009

07489-008

07489-010

## TERMINOLOGY

### Phase Jitter

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0 degrees to 360 degrees for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is called phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as gaussian (normal) in distribution.

This phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in dB) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

### Phase Noise

When the total power contained within some interval of offset frequencies (for example, 12 kHz to 20 MHz) is integrated, it is called the integrated phase noise over that frequency offset interval, and it can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on error rate performance by increasing eye closure at the transmitter output and reducing the jitter tolerance/sensitivity of the receiver.

### Time Jitter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings is seen to vary. In a square wave, the time jitter is seen as a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in units of seconds root mean square (rms) or 1 sigma of the gaussian distribution.

### Additive Phase Noise

Additive phase noise is the amount of phase noise that is attributable to the device or subsystem being measured. The phase noise of any external oscillators or clock sources has been subtracted. This makes it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise.

### Additive Time Jitter

Additive time jitter is the amount of time jitter that is attributable to the device or subsystem being measured. The time jitter of any external oscillators or clock sources has been subtracted. This makes it possible to predict the degree to which the device impacts the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

## THEORY OF OPERATION




Figure 11. Detailed Block Diagram

Figure 11 shows a block diagram of the AD9571. The chip consists of a PLL core, which is configured to generate the specific clock frequencies required for Ethernet applications, without any user programming. This PLL is based on proven Analog Devices synthesizer technology, noted for its exceptional phase noise performance. The AD9571 is highly integrated and includes loop filters, regulators for supply noise immunity, all the necessary dividers with multiple output buffers in a choice of formats, and a crystal oscillator. A user need only supply a 25 MHz reference clock or an external crystal to implement an entire line card clocking solution that does not require any processor intervention. Six copies of the 25 MHz reference source are also available.

### OUTPUTS

Table 14 provides a summary of the outputs available.

Table 14. Output Formats

Frequency	Format	Copies
25 MHz	CMOS	6
156.25 MHz	LVPECL/LVDS	1
100 MHz or 125 MHz	LVPECL/LVDS	2
33.33 MHz	CMOS	1

Note that the pins labeled 100M/125M can provide 100 MHz or 125 MHz by strapping the FREQSEL pin as shown in Table 15.

Table 15. FREQSEL Definition

FREQSEL	Frequency Available from Pin 19 and Pin 20 (MHZ)	Frequency Available from Pin 21 and Pin 22 (MHZ)
0	125	125
1	100	100
NC	125	100




Figure 12. LVDS Output Simplified Equivalent Circuit

The simplified equivalent circuits of the LVDS and LVPECL outputs are shown in Figure 12 and Figure 13.




Figure 13. LVPECL Output Simplified Equivalent Circuit

The differential outputs are factory programmed to either LVPECL or LVDS format, and either option can be sampled on request.

CMOS drivers tend to generate more noise than differential outputs and, as a result, the proximity of the 33.33 MHz output to Pin 21 and Pin 22 does affect the jitter performance when FREQSEL = 0 (that is, when the differential output is generating 125 MHz). For this reason, the 33.33 MHz pin can be forced to a low state by asserting the FORCE\_LOW signal on Pin 37 (see Table 16). An internal pull-down enables the 33.33 MHz output if the pin is not connected.

Table 16. FORCE\_LOW (Pin 37) Definition

FORCE_LOW	33.33 MHz Output (Pin 23)
0 or NC	33.33 MHz
1	0 MHz

## PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the reference clock and feedback divider to produce an output proportional to the phase and frequency difference between them. Figure 14 shows a simplified schematic.




Figure 14. PFD Simplified Schematic

## POWER SUPPLY

The AD9571 requires a  $3.3\text{ V} \pm 10\%$  power supply for  $V_S$ . The Specifications section gives the performance expected from the AD9571 with the power supply voltage within this range. The absolute maximum range of  $(-0.3\text{ V}) - (+3.6\text{ V})$ , with respect to GND, must never be exceeded on the VS pin.

Good engineering practice should be followed in the layout of power supply traces and the ground plane of the PCB. Bypass the power supply on the PCB with adequate capacitance ( $>10\ \mu\text{F}$ ). Bypass the AD9571 with adequate capacitors ( $0.1\ \mu\text{F}$ ) at all power pins as close as possible to the part. The layout of the AD9571 evaluation board is a good example.

The exposed metal paddle on the AD9571 package is an electrical connection, as well as a thermal enhancement. For the device to function properly, the paddle must be properly attached to ground (GND). The PCB acts as a heat sink for the AD9571; therefore, this GND connection should provide a good thermal path to a larger dissipation area, such as a ground plane on the PCB.

## CMOS CLOCK DISTRIBUTION

The AD9571 provides seven CMOS clock outputs (six 25 MHz and one 33.33 MHz) that are dedicated CMOS levels. Whenever single-ended CMOS clocking is used, some of the following general guidelines should be followed.

Point-to-point nets should be designed such that a driver has one receiver only on the net, if possible. This allows for simple termination schemes and minimizes ringing due to possible mismatched impedances on the net. Series termination at the source is generally required to provide transmission line matching and/or to reduce current transients at the driver.

The value of the resistor is dependent on the board design and timing requirements (typically 10 Ω to 100 Ω is used). CMOS outputs are limited in terms of the capacitive load or trace length that they can drive. Typically, trace lengths less than 6 inches are recommended to preserve signal rise/fall times and signal integrity.




Figure 15. Series Termination of CMOS Output

Termination at the far end of the PCB trace is a second option. The CMOS outputs of the AD9571 do not supply enough current to provide a full voltage swing with a low impedance resistive, far-end termination, as shown in Figure 16. The far-end termination network should match the PCB trace impedance and provide the desired switching point. The reduced signal swing may still meet receiver input requirements in some applications. This can be useful when driving long trace lengths on less critical nets.




Figure 16. CMOS Output with Far-End Termination

## LVPECL CLOCK DISTRIBUTION

The low voltage, positive emitter-coupled logic (LVPECL) outputs of the AD9571 provide the lowest jitter clock signals available from the AD9571. The LVPECL outputs (because they are open emitter) require a dc termination to bias the output transistors. The simplified equivalent circuit in Figure 13 shows the LVPECL output stage.

In most applications, a standard LVPECL far-end termination is recommended, as shown in Figure 17. The resistor network is designed to match the transmission line impedance (50 Ω) and the desired switching threshold (1.3 V).




Figure 17. LVPECL Far-End Termination




Figure 18. LVPECL with Parallel Transmission Line

## LVDS CLOCK DISTRIBUTION

Low voltage differential signaling (LVDS) is a second differential output option for the AD9571. LVDS uses a current mode output stage with a factory programmed current level. The normal value (default) for this current is 3.5 mA, which yields a 350 mV output swing across a 100 Ω resistor. The LVDS outputs meet or exceed all ANSI/TIA/EIA-644 specifications.

A recommended termination circuit for the LVDS outputs is shown in Figure 19.




Figure 19. LVDS Output Termination

See the AN-586 Application Note on the Analog Devices website at [www.analog.com](http://www.analog.com) for more information about LVDS.

## REFERENCE INPUT

By default, the crystal oscillator is enabled and used as the reference source, which requires the connection of an external 25 MHz crystal. The REFSEL pin is pulled high internally by about 30 kΩ to support default operation. When REFSEL is tied low, the crystal oscillator is powered down, and the REFCLK pin must provide a good quality 25 MHz reference clock instead. This single-ended input can be driven by either a dc-coupled LVCMOS level signal or an ac-coupled sine wave or square wave, provided that an external divider is used to bias the input at  $V_S/2$ .

Table 17. REFSEL Definition


REFSEL	Reference Source
0	REFCLK input
1	Internal crystal oscillator

## POWER AND GROUNDING CONSIDERATIONS AND POWER SUPPLY REJECTION

Many applications seek high speed and performance under less than ideal operating conditions. In these application circuits, the implementation and construction of the PCB is as important as the circuit design. Proper RF techniques must be used for device selection, placement, and routing, as well as for power supply bypassing and grounding to ensure optimum performance.



## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WJJD-5  
WITH EXCEPTION TO EXPOSED PAD DIMENSION.

072709-A

Figure 20. 40-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
6 mm × 6 mm Body, Very Very Thin Quad  
(CP-40-7)  
Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9571ACPZLVD <sup>1,2</sup>	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-40-7
AD9571ACPZLVD-RL <sup>1,2</sup>	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ], 7" Tape Reel, 2,500 Pieces	CP-40-7
AD9571ACPZLVD-R7 <sup>1,2</sup>	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ], 7" Tape Reel, 750 Pieces	CP-40-7
AD9571ACPZPEC <sup>1,3</sup>	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-40-7
AD9571ACPZPEC-R7 <sup>1,3</sup>	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ], 7" Tape Reel, 750 Pieces	CP-40-7
AD9571ACPZPEC-RL <sup>1,3</sup>	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ], 7" Tape Reel, 2,500 Pieces	CP-40-7
AD9571-EVALZ-LVD <sup>1,2</sup>		Evaluation Board	
AD9571-EVALZ-PEC <sup>1,3</sup>		Evaluation Board	

<sup>1</sup>Z = RoHS Compliant Part.

<sup>2</sup>LVD indicates LVDS compliant, differential clock outputs.

<sup>3</sup>PEC indicates LVPECL compliant, differential clock outputs.

**AD9571**

**NOTES**

**NOTES**

**AD9571**

**NOTES**

# AMEYA360

## Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit [www.ameya360.com](http://www.ameya360.com)

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd  
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email [amall@ameya360.com](mailto:amall@ameya360.com)

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email [service@ameya360.com](mailto:service@ameya360.com)

➤ Partnership :

Tel +86 (21) 64016692-8333

Email [mkt@ameya360.com](mailto:mkt@ameya360.com)