

General Description

The MAX2150 is a complete wideband direct upconversion quadrature modulator IC incorporating a 28-bit sigma-delta fractional-N synthesizer. The device is targeted for applications in the 700MHz to 2300MHz frequency range.

The super-high-resolution sigma-delta fractional-N synthesizer is capable of better than 50mHz resolution when used with a 10MHz reference. Other features: fully differential I/Q modulation inputs, an internal LO buffer, and a 50Ω wideband output driver amplifier.

A standard 3-wire interface is provided for synthesizer programming and overall device configuration. An onchip low-noise crystal oscillator amplifier is also included and can be configured as a buffer when an external reference oscillator is used.

The device typically achieves 34dBc of carrier and sideband suppression at a -1dBm output level. The wideband, internally matched RF output can also be disabled while the synthesizer and 3-wire bus remain powered up for continuous programming.

The device consumes 72mA from a single +3.0V supply and is packaged in an ultra-compact 28-pin QFN package (5mm × 5mm) with an exposed pad.

Applications

Wireless Broadband Satellite Uplink **LMDS** Wireless Base Station

Features


- ♦ Single Voltage Supply (2.7V to 3.6V)
- ♦ 75MHz 3dB I/Q Input Bandwidth
- ♦ Wideband 50Ω RF Output: 700MHz to 2300MHz
- ♦ Ultra-Fine Frequency Resolution: 100mHz
- ♦ High Reference Frequency for Fast-Switching **Applications**
- **♦ Ultra-Low Phase Noise**
- **♦ Low Spurious and Reference Emissions**
- ♦ -1dBm RMS Output Power
- ♦ 60dB RF Muting Control
- **♦ 34dBc Typical Carrier Suppression**
- ♦ 34dBc Typical Sideband Suppression
- ♦ Software- and Hardware-Controlled Shutdown Modes

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX2150ETI	-40°C to +85°C	28 TQFN-EP*
MAX2150ETI+	-40°C to +85°C	28 TQFN-EP*

^{*}EP = Exposed paddle.

Pin Configuration/ Functional Diagram



⁺Denotes lead-free package.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND0.3V to +6.0V RF Signals: LO+, LO-, OSCIN+10dBm	Continuous Power Dissipation 28-Pin TQFN (TA = +70°C)2W
I+ to I-, Q+ to Q2V	(derate 28.5mW/°C above +70°C)
LO+, LO-, I+, I-, Q+, Q-, BUFEN, TXEN, CLK, DATA,	Operating Temperature Range40°C to +85°C
EN, SYNEN, OSCIN, OSCOUT, BUFOUT, CHP,	Junction Temperature Range+150°C
\overline{SHDN} , LOCK, V _{CC} _CP to GND0.3V to (V _{CC} + 0.3V)	Storage Temperature65°C to +150°C
Digital Input Current±10mA	Lead Temperature (soldering 10s)+300°C
Short-Circuit Duration RFOUT, BUFOUT, OSCOUT,	
Lock CHP 10s	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CAUTION! ESD SENSITIVE DEVICE

DC ELECTRICAL CHARACTERISTICS

(MAX2150 EV kit. V_{CC} = +2.7V to +3.6V, GND = 0V, \overline{SHDN} = PLLEN = TXEN = high, BUFEN= low. No AC input signals. RFOUT and BUFOUT output ports are terminated in 50 Ω . T_A = -40°C to +85°C. Typical values are at V_{CC} = +3V, T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY	•	•			•
Supply Voltage		2.7	3	3.6	V
	TX mode, SHDN = PLLEN = TXEN = high BUFEN = low		72	107	
Supply Current	SYNTH mode, SHDN = PLLEN = high, TXEN = BUFEN = low		25	38	mA
	MOD mode, SHDN = TXEN = high, SYNEN = BUFEN = low		46	69	
LO Buffer Supply Current	Additional current in all modes for BUFEN = high		3.3	5.5	mA
Shutdown Supply Current	HW_SHDN mode, SHDN = low		0.3	600	
Shutdown Supply Current	SW_SHDN mode, PWDN bit at logic low		35	600	μΑ
CONTROL INPUT/OUTPUTS (SHDN, TXEN, SYNEN, BUFEN)				
Input Logic High		2			V
Input Logic Low				0.5	V
Input Logic High Current				1	μΑ
Input Logic Low Current		-1			μΑ
Lock Detect High (Locked)		2			V
Lock Detect Low (Unlocked)				0.5	V
Power-Up Time	MOD mode		25		μs
Power-Down Time	MOD mode		1		μs
3-WIRE CONTROL INPUT (CL	K, DATA, EN)				
Input Logic High		V _{CC} - 0.5			V
Input Logic Low				0.5	V
Input Logic High Current				1	μΑ
Input Logic Low Current		-1			μΑ

AC ELECTRICAL CHARACTERISTICS

(MAX2150 EV kit. V_{CC} = +2.7V to +3.6V, \overline{SHDN} = PLLEN = TXEN = high, BUFEN =low. Input I/Q signals: $F_{I/Q}$ = 500kHz, $V_{I/Q}$ = 1V_{P-P-} I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. f_{LO} =1750MHz, P_{LO} = -10dBm, typical values are at V_{CC} = +3V, T_A = +25°C, unless otherwise noted.) (Note 1)

MODULATION INPUT BW (-1dB) I/Q Input Bandwidth BW (-3dB) BW (-3dB) BW (-3dB) I/Q Differential Input Level Assumes a sine-wave input to achieve the RFOUT output power specified below I/Q DC Input Resistance (Note 2) 1.5 I/Q Common-Mode Input Range (Note 2) 1.5 RF OUTPUT TXEN = high, fighter = 1750MHz -7 Output Power TXEN = high, fighter = 1750MHz -7 Output IdB Compression Point Output IP3 -7 Carrier Suppression fighter = 1750MHz -7 Sideband Suppression fighter = 1750MHz 25 RF Output Noise Floor forFSET > 40MHz (Note 2) 25 Quiput Return Loss (Note 3)	TYP	MAX	UNITS
Q Input Bandwidth			
BW (-3dB)	26		N 41 1-
VQ DC Input Resistance	75		MHz
	1		V _{P-P}
RF OUTPUT Frequency Range 700 Output Power TXEN = high, f _{RF} = 1750MHz -7 Output 1dB Compression Point -0 Output IP3	200		kΩ
Frequency Range TXEN = high, f _{RF} = 1750MHz -7 Output Power TXEN = high, f _{RF} = 1750MHz -7 Output 1dB Compression Point	1.6	1.7	V
Output Power TXEN = high, f _{RF} = 1750MHz -7 Output 1dB Compression Point			
Output 1dB Compression Point TXEN = low, f _{RF} = 1750MHz Output IP3 Carrier Suppression Sideband Suppression f _{RF} = 1750MHz Sideband Suppression f _{LO} - f _{I/Q} , f _{RF} = 1750MHz RF Output Noise Floor f _{OFFSET} > 40MHz (Note 2) Output Return Loss (Note 3) LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss f _{LO} = 2000MHz -12 LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor f _{COMP} = f _{REF} = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions f _{LO} = 1740.005MHz, f _{COMP} = f _{REF} = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR		2300	MHz
Output 1dB Compression Point Output IP3 Carrier Suppression fRF = 1750MHz Sideband Suppression fLO - fI/Q, fRF = 1750MHz Sideband Suppression fOFFSET > 40MHz (Note 2) Output Noise Floor (Note 3) LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss fLO = 2000MHz -14 LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) MAIN DIVIDER AND PHASE DETECTOR	-1		-ID
Output IP3 Carrier Suppression fRF = 1750MHz 25 Sideband Suppression fLO - fI/Q, fRF = 1750MHz 25 RF Output Noise Floor fOFFSET > 40MHz (Note 2) 0 Output Return Loss (Note 3) 700 LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss fLO = 2000MHz -14 LO Buffer Output Level BUFEN = high (Note 2) -14 SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	-60		dBm
Carrier Suppression fRF = 1750MHz Sideband Suppression fLO - fI/Q, fRF = 1750MHz RF Output Noise Floor fOFFSET > 40MHz (Note 2) Output Return Loss (Note 3) LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss fLO = 2000MHz -14 LO Buffer Output Level BUFEN = high (Note 2) -14 SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	1		dBm
Sideband Suppression fLO - fl/Q, fRF = 1750MHz 25 RF Output Noise Floor fOFFSET > 40MHz (Note 2) 0 Output Return Loss (Note 3) 0 LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss fLO = 2000MHz -14 LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	14		dBm
RF Output Noise Floor foffset > 40MHz (Note 2) Output Return Loss (Note 3) LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss fLO = 2000MHz -14 LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) TOO In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) CPX = 1 (Note 5)	34		dBc
Output Return Loss (Note 3) LO INPUT/OUTPUT Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss f _{LO} = 2000MHz LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor f _{LO} = 1740.005MHz, f _{COMP} = f _{REF} = 20MHz, CP0 = CP1 In-Loop Spurious Emissions f _{LO} = 1740.005MHz, f _{COMP} = f _{REF} = 20MHz, CP0 = CP1 ECPX = 1 (Note 5)	34		dBc
Frequency Range 700 LO Input Power (Note 2) -12 LO Input Return Loss f _{LO} =2000MHz LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = f _{REF} = 20MHz, CPO = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, f _{COMP} = f _{REF} = 20MHz, CPO = CP1 = CPX = 1 (Note 5)	-148	-143	dBm/Hz
Frequency Range LO Input Power (Note 2) LO Input Return Loss fLO =2000MHz LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	-9		dB
LO Input Power (Note 2) -12 LO Input Return Loss fLO = 2000MHz LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CPO = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CPO = CP1 CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR			
LO Input Return Loss LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) MAIN DIVIDER AND PHASE DETECTOR		2300	MHz
LO Buffer Output Level BUFEN = high (Note 2) -14 SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	-10	-7	dBm
SIGMA-DELTA FRACTIONAL-N SYNTHESIZER SYSTEM REQUIREMENTS Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	-15		dB
Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	-9.5		dBm
Frequency Range (Note 2) 700 Phase-Detector Input-Referred Phase Noise Floor fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR			
Phase-Detector Input-Referred Phase Noise Floor In-Loop Spurious Emissions flo = 1740.005MHz, fcomp = fref = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) In-Loop Spurious Emissions flo = 1740.005MHz, fcomp = fref = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR			
Phase Noise Floor In-Loop Spurious Emissions fLO = 1740.005MHz, fCOMP = fREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 4) ENDING THE COMP = FREF = 20MHz, CP0 = CP1 = CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR		2300	MHz
= CPX = 1 (Note 5) MAIN DIVIDER AND PHASE DETECTOR	-138		dBc/Hz
	-40		dBc
Minimum Fractional-N Step Size			
	fCOMP/ 2 ²⁸		
Phase-Detector Comparison Frequency	20	30	MHz
Maximum N Division	251		1
Minimum N Division	35		1

AC ELECTRICAL CHARACTERISTICS (continued)


(MAX2150 EV kit. V_{CC} = +2.7V to +3.6V, \overline{SHDN} = PLLEN = TXEN = high, BUFEN = low. Input I/Q signals: $F_{I/Q}$ = 500kHz, $V_{I/Q}$ = 1V_{P-P-} I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. f_{LO} =1750MHz, P_{LO} = -10dBm, typical values are at V_{CC} = +3V, T_{A} = +25°C, unless otherwise noted.) (Note 1)


PARAMETER	MIN	TYP	MAX	UNITS								
REFERENCE OSCILLATOR AND DIVIDER												
Input Frequency Range			10		50	MHz						
AC-Coupled Input Sensitivity	AC-coupled, single ended (Note 2	?)	0.4		2.3	V _{P-P}						
Reference Division Ratio	(Notes 2, 6)		1		4							
CHARGE-PUMP OUTPUT			•		•							
	CP1. CP0 = 00	CPX = 0	0.12	0.17	0.22							
	CF1, CF0 = 00	CPX = 1	0.23	0.34	0.44							
	CP1. CP0 = 01	CPX = 0	0.23	0.35	0.46]						
Charge Duran Current (Nata 7)	CF1, CF0 = 01	CPX = 1	0.47	0.67	0.88	mA						
Charge-Pump Current (Note 7)	CP1, CP0 = 10	CPX = 0	0.36	0.52	0.68	IIIA						
	CF1, CF0 = 10	CPX = 1	0.70	1.00	1.30	mA						
	CP1. CP0 = 11	CPX = 0	0.48	0.69	0.90]						
	OF 1, OFU = 11	CPX = 1	0.91	1.31	1.70							
Charge-Pump Voltage Compliance	Sink/source currents match within	0.5		V _{CC} - 0.5	V							


- **Note 1:** Parameters are guaranteed by production testing at +25°C and +85°C. Minimum and maximum values over the temperature and supply voltage range are guaranteed by design and characterization.
- Note 2: Guaranteed by design and characterization.
- Note 3: Measured with MAX2150 EV kit.
- Note 4: Measured with an on-chip crystal oscillator.
- Note 5: In-loop spurious emissions occur when synthesizing a frequency at an integer multiple of the comparison frequency with fractional offset within the PLL loop BW.
- Note 6: If an on-chip oscillator is used, a fundamental tone crystal is needed.
- **Note 7:** Minimum and maximum values at CPX = 1 are guaranteed by production testing. Values at CPX = 0 are guaranteed by design and characterization.


Typical Operating Characteristics


(MAX2150 EV kit. $V_{CC} = +3V$, $\overline{SHDN} = PLLEN = TXEN = high$, BUFEN = low. Input I/Q signals: $F_{I/Q} = 500kHz$, $V_{I/Q} = 1V_{P-P}$. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50Ω loads. $f_{LO} = 1750MHz$, $P_{LO} = -10dBm$, $T_{A} = +25^{\circ}C$, unless otherwise noted.)


















Typical Operating Characteristics (continued)


(MAX2150 EV kit. V_{CC} = +3V, \overline{SHDN} = PLLEN = TXEN = high, BUFEN = low. Input I/Q signals: $F_{I/Q}$ = 500kHz, $V_{I/Q}$ = 1V_{P-P}. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50 Ω loads. f_{LO} =1750MHz, P_{LO} = -10dBm, T_{A} = +25°C, unless otherwise noted.)


















Typical Operating Characteristics (continued)

(MAX2150 EV kit. $V_{CC} = +3V$, $\overline{SHDN} = PLLEN = TXEN = high$, BUFEN = low. Input I/Q signals: $F_{I/Q} = 500$ kHz, $V_{I/Q} = 1V_{P-P}$. I+, Q+ single-ended input, driven from AC-coupled source. I-, Q- single-ended inputs are AC-coupled to GND. RFOUT and BUFOUT output ports are terminated in 50Ω loads. $f_{LO} = 1750$ MHz, $P_{LO} = -10$ dBm, $T_{A} = +25$ °C, unless otherwise noted.)









Pin Description

PIN	NAME	FUNCTION
1	TXEN	Modulator Enable Input. Set TXEN low to inhibit the RF and modulator circuits. This mode can be used for quiet frequency synthesis.
2	VCC_PA	Supply Voltage Input for RFOUT Output Driver Circuits. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
3	RFOUT	Modulator RF Output. This is a wideband, internally matched 50Ω output. A DC-blocking capacitor is required.
4, 5	N.C.	Do Not Connect. (These pins must be left floating.)
6	LOCK	Lock Status of the PLL. A static logic-level high indicates that the PLL is in the locked condition.
7	VCC_SD	Supply Voltage Input for Sigma-Delta Modulator Circuits. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
8, 9, 10	CLK, DATA, EN	Input Pins from 3-Wire Serial Bus. An RC lowpass filter on each of these pins can be used to reduce digital noise.
11	SHDN	Shutdown Control. Set SHDN low to disable all internal circuits for lowest power consumption. An RC lowpass filter can be used to reduce digital noise.
12	SYNEN	Synthesizer Enable Input. Set SYNTH low to disable the internal frequency synthesizer. An RC lowpass filter can be used to reduce digital noise.
13	OSCIN	Reference Oscillator Input. Connect a parallel, resonant, fundamental-tone crystal between this pin and ground to facilitate a crystal oscillator circuit. For applications with an external reference oscillator, the OSCIN input can be driven through a large-value series capacitor.
14	VCC_XTAL	Supply Voltage Input for Crystal Oscillator. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
15	VCC_CHP	Supply Voltage Input for Charge Pump. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
16	CHP	High-Impedance Charge-Pump Output. Connect to the tune input of the VCO through the PLL loop filter. Keep the line from this pin to the tune input as short as possible to prevent spurious pickup, and connect the loop filter as close to the tune input as possible.
17	VCC_A	Supply Voltage Input for PLL. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
18	VCC_D	Supply Voltage Input for PLL. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
19	VCC_LO	Supply Voltage Input for Internal LO Circuits. Bypass as close to the pin as possible. The bypass capacitor should not share ground vias with other branches.
20, 21	LO-, LO+	Differential Local-Oscillator Input. These inputs require DC-blocking capacitors. The LO can be applied with a single-ended input to the LO+/LO- pin. In this mode, the other pin should be AC-grounded.
22	BUFOUT	Buffered LO Output. Internally matched to 50Ω , requires a DC-blocking capacitor.
23	BUFEN	LO Output Buffer Amplifier Enable. Set BUFEN high to enable the on-chip output LO buffer for driving external circuits. An RC lowpass filter can be used to reduce digital noise.
24, 25	Q-, Q+	Differential Q-Channel Baseband Inputs to the Modulator. These pins connect directly to the bases of a differential pair and require an external common-mode bias voltage of 1.6V.

Pin Description (continued)

PIN	NAME	NAME FUNCTION										
26, 27	l-, l+	Differential I-Channel Baseband Inputs to the Modulator. These pins connect directly to the bases of a differential pair and require an external common-mode bias voltage of 1.6V.										
28	VCC_RF	Supply Voltage Input for RF Circuits. Bypass as close to pin as possible. The bypass capacitor should not share ground vias with other branches.										
_	Exposed pad	Ground										

Detailed Description

Internally, the MAX2150 includes a broadband I/Q modulator, internally matched broadband output driver amplifier, fine-resolution fractional-N frequency synthesizer, an LO buffer amplifier, and an on-chip low-noise crystal oscillator circuit.

A simple 3-wire interface is provided for synthesizer programming and device configuration and control. Independent hardware and software power-down control of the I/Q modulator, frequency synthesizer, and LO buffer amplifier is provided, as well as the ability to shut down the entire chip.

I/Q Modulator

The MAX2150 modulator is composed of a pair of matched double-balanced mixers, a broadband passive LO quadrature generator, and a summing amplifier. The mixers accept differential I/Q baseband signals that directly modulate the internal 0° and 90° LO signals applied to the I/Q mixers. An external LO source drives an internal LO quadrature generator that shifts the phase of the LO signal applied to the Q mixer by 90° relative to the LO signal applied to the I-channel mixer. The modulated output of the I/Q mixers is summed together, and the undesired sideband is suppressed.

The I+, I-, Q+, and Q- input ports feature high-linearity buffer amplifiers with a typical -3dB bandwidth of 75MHz and accept differential input voltages up to 1VP-P. The ports require external biasing and have an input common-mode requirement of 1.6V. For single-ended operation, bypass the I and Q ports to ground. See the *Typical Application Circuit* for recommended component values.

The broadband output driver amplifier is matched on chip across the entire operating frequency range and requires an output DC-blocking capacitor. For optimum performance, the output match can be improved with simple L-section and/or PI-section matching networks. Always ensure that DC blocking is provided, because internal bias voltages are present at this output.

The modulator can be shut down with both hardware (pin 1) and software (TE bit). This mode is useful for quiet synthesizer programming or to mute the RF output signal. The hardware pin and software bits must be set to logic-1 to enable the modulator. If the hardware pin or software bit is set to logic-0, or if both are set to logic-0, the modulator is disabled.

LO Buffer Amplifier

The broadband buffer amplifier output is internally matched and requires a DC-blocking capacitor to isolate on-chip bias voltages. Power-down of the LO buffer can be controlled by both BUFEN (pin 23), as well as BUFEN by software by setting the BUFEN (BE) bit through the 3-wire interface. The hardware pin and the software bit must be a logic-1 to enable the buffer. If the hardware or software bit is set to logic-0, the LO buffer is disabled.

Frequency Synthesizer

The MAX2150 features an internal 28-bit sigma-delta frequency synthesizer. This architecture enables the use of very high (30MHz) comparison frequencies, which significantly reduces the in-loop phase noise as a result of reduced division ratios. The high comparison frequency also allows significantly increased PLL bandwidths for very fast switching speed applications.

Divider Programming

The MAX2150 frequency programming is determined as follows. The overall division ratio (D) has an integer value (N), as well as a fractional component (F):

$$D = N.F = N + F / 2^{28}$$

The N and F values are encoded as straight binary numbers. Determination of these values is illustrated by the following example:

$$F_{LO} = 1721.125MHz$$
, $F_{COMP} = 20MHz$

Then:

$$D = 1721.125 / 20 = 86.05625$$

Therefore:

$$N = 86$$
 and $F = 0.05625 \times 2^{28} = 15.099.494$

Converting each to binary representation results in the following:

N register = 86 = 0101,0110 F register value =

register value = 0000,1110,0110,0110,0110,0110

The F-register value is then split between an upper 14 bits and a lower 14 bits as follows:

Upper 14 bits + address 00 = 0000,1110,0110,0100 Lower 14 bits + address 01 = 1001,1001,1001,1001

Synthesizer Shutdown

The synthesizer can be disabled by setting SYNEN (pin 12) to a logic low. This mode is useful when an external frequency synthesizer is employed.

Applications Information

Serial Interface and Register Definition

3-Wire Interface and Registers

The MAX2150 is programmed through a simple 3-wire (CLK, DATA, EN) interface. The programming data is contained within 16-bit words loaded into four unique address locations. Each location contains programming information for setting operational modes and device configuration. Two words (address 00, 01) control the fractional divide number in the sigma-delta synthesizer. The third word (address 10) sets the integer divide value, reference divide value, charge-pump current, and charge-pump compensation DAC settings. The fourth and final word (address 11) contains various device configuration registers and test registers, as well as additional charge-pump compensation registers. See Tables 1 through 11 for details.

3-Wire Interface Timing Diagram

Figure 1 shows the programming logic. The 16-bit shift register is programmed by clocking in data at the rising edge of CLK. Pulling enable low allows data to be clocked into the shift register; pulling enable high loads the register addressed.

Fractional Spurs

When synthesizing a frequency that is an integer multiple of the reference divider and having a fractional offset with a value less than the PLL filter bandwidth, fractional spurs can be observed at a typical level of -40dBc. For example, to synthesize 1640.005MHz when using a 20MHz reference and a PLL bandwidth of 25kHz, spurious products offset from the LO by 5kHz can be observed. The 1640MHz is an integer multiple of 20MHz, and the fractional offset of 5kHz is within the PLL bandwidth.

It is possible to avoid the above-mentioned spurious products by using two reference oscillators with slightly offset frequencies or by using a higher reference frequency and changing the comparison frequency of the reference divider.

Crystal Oscillator

The MAX2150 includes a simple-to-use on-chip lownoise reference oscillator circuit. The oscillator is formed by connecting a fundamental mode parallel resonant crystal from OSCIN to ground. The oscillator circuit is useful from 10MHz to 50MHz.

The phase noise of the MAX2150 can be improved by using a precision high-frequency external reference oscillator (TCXO). The external oscillator is connected through a DC-blocking capacitor directly to the OSCIN pin.

Layout Considerations

A properly designed PC board is an essential part of any RF circuit. A ground plane is essential. Keep RF signal lines as short as possible to reduce losses, radiation, and inductance. The exposed pad on the underside of the MAX2150 must be adequately grounded by ensuring that the exposed paddle of the device package is soldered evenly to the board ground plane. Use multiple, low-inductance vias to ground the exposed paddle.




Figure 1. 3-Wire Interface Timing Diagram

Table 1. Register Tables

MSB					SH	IFT REG	ISTER D	ATA					LSB	ADDI	ADDRESS	
	Upper (MSBs) Fractional Divider Value (F) 14 Bits (Default = 8192, 1000000000000)													Address		
27	26	25	24	23	22	21	20	19	18	17	16	15	14	0	0	
	Lower (LSBs) Fractional Divider Value (F)14 Bits (Default 0 DEC, 0000000000000												Address			
13	12	11	10	9	8	7	6	5	4	3	2	1	0	0	1	
R Div Default		CP B Defaul		CP Co Defaul				Integer Divide Value (N) 8 Bits Default = 177 DEC						Address		
R1	R0	LIN1	LIN0	CP1	CP0	7	6	5	4	3	2	1	0	1	0	
Reset I Default	,		Т	est Regi Default	sters 6 E = 0 DE0			Control Register 6 Bits Default = 15 DEC						Address		
BL1	BL0	T5	T4	T3	T2	T1	T0	INT	PD	TE	BE	XX	CPX	1	1	

Table 2. Reference Divider

R1	R0	REFERENCE DIVIDE VALUE
0	0	1
0	1	2
1	0	3
1	1	4

Table 3. Integer Divider-N*

N7	N6	N5	N4	N3	N2	N1	N0	INTEGER DIVIDE VALUE
0	0	1	0	0	0	1	1	35
0	0	1	0	0	1	0	0	36
_	_	_	_	_	_	_	_	_
1	1	1	1	1	0	1	0	250
1	1	1	1	1	0	1	1	251

^{*}N divider is limited to 35 < N < 251.

Table 4. Fractional Divider-F (Upper 14 Bits)

F27	F26	F25	F24	F23	F22	F21	F20	F19	F18	F17	F16	F15	F14
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
	_	_	_	_	_	_	_	_	_	_	_	_	_
1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 5. Fractional Divider-F (Lower 14 Bits)

F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0	INTEGER DIVIDE VALUE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	0	0	1	2
_	_	_	_	_	_	_	_	_	_	_	_			_
1	1	1	1	1	1	1	1	1	1	1	1	1	0	268435454
1	1	1	1	1	1	1	1	1	1	1	1	1	1	268435455

Table 6. Control Register

BIT ID	BIT NAME	PWR-UP STATE	BIT LOCATION 0 = LSB	FUNCTION
CPX	CP_MULT	1	0	A logic high doubles the charge pump current selected through registers CP1 and CP0. Logic low sets the charge-pump current to the value selected by registers CP1 and CP0.
XX	XX	XX	1	Unused.
BE	BUFEN	1	2	High enables the VCO buffer. Low disables this output.
TE	TXEN	1	3	Low enables SW_MUTE mode, which shuts down the RF circuits while leaving the 3-wire interface, register, and PLL circuits active.
PD	PWDN	0	4	Low enables register-based shutdown. This mode shuts down all circuits except the 3-wire interface and internal registers.
INT	INT_MODE	0	5	Logic high disables the sigma-delta modulator. Logic low enables the sigma-delta modulator for normal operation.

Table 7. Device Modes

MODE	HW PINS				SOFTWARE CONTROL BITS			DESCRIPTION	
	SHDN	TXEN	SYNEN	BUFEN	PWDN	TXEN	BUFEN		
TX	Η	Н	Н	H/L	Н	Н	H/L	All circuits active.	
MOD	Н	Н	L	H/L	Н	Н	H/L	Modulator circuits active. Synthesizer blocks disabled. Mode is used with external PLL circuit.	
SYNTH	Н	L	Н	H/L	Н	X	H/L	Serial interface and synthesizer blocks active. RF and modulator blocks disabled. Mode is used to gate RF ON/OFF with external logic control.	
SW_MUTE	Н	Н	Н	H/L	Н	L	H/L	Serial interface and synthesizer blocks all active. Modulator blocks disabled. Mode is used to gate RF ON/OFF with software control.	
HW_SHDN	L	Х	Х	Х	Х	Х	Х	All circuits disabled. Lowest current mode of operation.	
SW_SHDN	Н	X	X	X	L	X	Х	Serial interface and registers active, all other circuits inactive regardless of the state of the HW pins with the exception of HW_SHDN.	

Power-Supply (Vcc) Bypassing

Proper voltage-supply bypassing is essential to reduce the spurious emissions mentioned above. It is recommended that each VCC pin be bypassed independently and share no common vias with any other ground connection. See the *Typical Operating Circuit* for suggested bypass component values.

Table 8. TXEN Pin and Software Bit Definitions

TXEN		TX MODE			
PIN	BIT				
0	0	TX off			
0	1	TX off			
1	0	TX off			
1	1	TX enabled			

Table 11. BUFEN Pin and Software Bit Definitions

BUF	EN	BUF MODE			
PIN	BIT				
0	0	Buffer off			
0	1	Buffer off			
1	0	Buffer off			
1	1	Buffer on			

Table 9. Charge-Pump Registers

СРХ	CP1	CP0	I _{CP} (µA)
0	0	0	170
0	0	1	350
0	1	0	520
0	1	1	690
1	0	0	340
1	0	1	670
1 1		0	1000
1	1 1		1310

Chip Information

TRANSISTOR COUNT: 16,321

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.


PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	
28 TQFN-EP	T2855-3	<u>21-0140</u>	

Table 10. Test Register Definition (Default 0 Dec)*

TEST MODE	T5	T4	Т3	T2	T1	T0	TEST PIN
Normal Operating Mode	0	0	0	0	0	0	_
Charge Pump Forced to Source Icp	0	0	0	0	0	1	СР
Charge Pump Forced to Sink Icp	0	0	0	0	1	0	СР
Reference Divider Output	0	1	0	0	0	0	Lock
Main Divider Output	0	1	1	0	0	0	Lock

^{*}All other logic states are undefined.

Typical Operating Circuit



Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
4	6/08	Updated table in Package Information	13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com