

# **GC5322 Wideband Digital Predistortion Transmit Processor**

Check for Samples: GC5322

#### **FEATURES**


- Integrated DUC, CFR, and DPD Solutions
- 40-MHz (28-Mhz) Signal Bandwidth, Third (Fifth)-Order Expansion BW in DPD Section, Maximum Complex Rate 140 Mhz
- DUC: up to 12 CDMA2000 or TD-SCDMA, 4 W-CDMA, 3–10 MHz or 1–20 MHz OFDMA Carriers
- CFR: Typically Meets 3GPP TS 25.141 <6.5-dB PAR, <8-dB PAR for OFDMA Signals</li>
- DPD: Short-Term and Long-Term Memory Compensation to 1 μs, Typical ACLR Improvement > 20 dB
- Single-Antenna TX Mode, Single or Shared Feedback
- 352-Ball S-PBGA Package, 27-mm × 27-mm

- 1.2-V Core, 1.8-V HSTL, 3.3-V I/O
- Typical Power Consumption < 2.5 W, Configuration Dependent
- Flexible DSP Algorithm Supports Existing and Emerging Wireless Standards
- Supports Direct Interface to TI High-Speed Data Converters

#### **APPLICATIONS**

- 3GPP (W-CDMA) Base Stations
- 3GPP2 (CDMA2000) Base Stations
- WiMAX, WiBro, and LTE (OFDMA) Base Stations
- Multicarrier Power Amplifiers (MCPAs)

#### SYSTEM BLOCK DIAGRAM



## **DESCRIPTION**

The GC5322 is a wideband digital predistortion transmit processor that includes a digital upconverter (DUC) block, crest factor reduction (CFR) block, feedback (FB) block, digital predistortion (DPD) block, and capture buffer (CB) blocks. The GC5322 is operated in single-antenna mode with shared or individual feedback paths.

The GC5322 GPP block receives the interleaved IQ data from the baseband input. The individual IQ channels are then routed to the DUC. The GPP and DUC can be bypassed to input a combined IQ signal. The DUC provides three stages of interpolation and a complex mixer. There are two DUC blocks. The output from the DUC blocks is combined in the sum chain. Each of the 1 to 12 DUC channels can be summed, and the composite signal can be scaled.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

The CFR block has four serial stages of peak detection and cancellation. The CFR block cancellation filter can be programmed as real or complex. The peak-reduced signal is output to the Farrow resampler. The Farrow resampler resamples the CFR output to the DPD clock rate. The Farrow resampler block also has a complex mixer for composite carrier-frequency offset.


The DPD subsystem circularly clips the data, and then applies nonlinear and linear correction. The GC5322 DPD block reduces adjacent-channel leakage ratio (ACLR), or out-of-band energy, by 20 dB or more. The efficiency of follow-on power amplifiers (PAs) is substantially improved by reducing the PAR and ACLR of digital signals. After DPD correction, a bulk upconversion block and DAC interface can increase the IQ output rate, provide a final IF frequency offset, and interface to the DAC5682Z or DAC5688.

The CB signal capture can be based on a timed event (external sync) and delay, or signal statistic values (smart-capture buffer – SCB). There are two signal buffers; typically one captures the transmit path, and the other captures the feedback path.

The FB block receives the LVDS ADC information and performs signal processing to downconvert the received signal to 0IF. The FB block also has a feedback-path receive equalizer.



#### GC5322 FUNCTIONAL BLOCK DIAGRAM



#### **AVAILABLE OPTIONS**

-	PACKAGED DEVICE <sup>(1)</sup>
¹c	352-ball S-PBGA package, 27 mm × 27 mm
-40°C to 85°C	GC5322IZND

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### REFERENCES

- GC5322\_GC5325\_architecture\_datasheet\_ext.pdf (obtain through local TI Field Application Engineer)
- 2. GC5325 System Evaluation Kit user's guide, schematic diagram (obtain through local TI Field Application Engineer)
- 3. GC5322 configuration (TGTCFG) (obtain through local TI Field Application Engineer)
- 4. DSP TMS320C672x DSP Universal Host Port Interface Reference Guide (SPRU719)
- DSP TMS320C672x DSP External Memory Interface (EMIF) User's Guide (SPRU711)

Copyright © 2008-2010, Texas Instruments Incorporated



#### DETAILED DESCRIPTION

#### **GC5322 Introduction**

The GC5322 is a flexible transmit sector processor that includes a digital upconverter (DUC) block, a crest factor reduction (CFR) block, and a digital predistortion (DPD) block and its associated feedback chain. The GC5322 processes composite input bandwidths of up to 40 MHz and processes DPD expansion bandwidths of up to 140 MHz. By reducing the peak-to-average ratio (PAR) of the input signals using the CFR block and linearizing the power amplifier (PA) using the DPD block, the GC5322 reduces the costs of multicarrier PAs (MCPA) for wireless infrastructure applications. The GC5322 applies CFR and DPD, and a separate microprocessor (a Texas Instruments TMS320C6727 DSP) is used to optimize performance levels and maintain target PA performance levels.

By including the GC5322 in their system architecture, manufacturers of BTS equipment can realize significant savings on power-amplifier bill of materials (BOM) and overall operational costs due to the PA efficiency improvement. The GC5322 meets multicarrier 3G performance standards (PCDE, composite EVM, and ACLR) at PAR levels down to 6.5 dB and improves the ACLR, at the PA output, by 20 dB or more. The GC5322 integrates easily into the transmit signal chain between baseband processors (such as the Texas Instruments TMS320C64x™ DSP family) and TI high-performance data converters.

A typical GC5322 system application includes the following transmit-chain components:

- TMS320C6727 digital signal processor (DSP)
- DAC5682 16-bit, 1-GSPS DAC; DAC5688 16-bit, 800-Msps DAC (transmit path)
- CDCM7005, CDCE72010 clock generator
- TRF3761 integrated VCO/PLL synthesizer
- TRF3703 quadrature modulator
- ADS5517 11-bit 200-MSPS ADC or ADS6149 14-bit, 250-MSPS ADC (feedback path)
- AMC7823 analog monitoring and control circuit with GPIO and SPI



#### **GC5322 SYSTEM ARCHITECTURE**

The GC5322 system architecture can be modified to suit a number of different antenna streams. There is a tradeoff between the number of antenna streams per GC5322, and shared ADC feedback. Figure 1 shows a single-antenna configuration, where one GC5322 is used. There are several other architectures possible:

Architecture	Figure	Benefit	Tradeoff/Complexity
One antenna stream, up to 140-MHz DPD bandwidth, added envelope output (fifth-order correction, 28-Mhz BW)	Figure 1	Magnitude output for power amplifier drain modulator can increase efficiency	
Two antenna streams, up to 140-MHz DPD bandwidth, shared feedback ADC (fifth-order correction, 28-Mhz BW)	Figure 2	Reduced cost of feedback path DSP shared between two GC5322s; GC5325 EVM as example	DSP must output antenna-select value using HD22.20. Antenna-select value is also used to select CS2-CEB(2). Slower adaptation time




Figure 1. Single-Antenna GC5322 System Diagram (Envelope Output Added)

Copyright © 2008–2010, Texas Instruments Incorporated






Figure 2. Dual Antenna, Two GC5322s (One Shown), Shared Feedback

#### **Baseband Interface**

The GC5322 BB interface block accepts baseband signals over an interleaved IQ parallel interface at a clock rate of up to 93 Mhz. The input interface supports up to 12 separate baseband carriers. The DUC interpolation, baseband clock, and number of channels must be programmed to allow all I and Q DUC channels to be received within the interpolation number of clocks. The GPP and DUC can be bypassed, and the interleaved IQ data can be directly input to CFR; the BB clock can be up to 140 MHz, 70 MHz complex rate in this mode. The baseband interface has 18 bits of data (top 16) BBData[15:0], BBFrame, and two additional data bits (bottom two data) MFIO[18:19].






Figure 3. Baseband and Sync Interface to GC5322

#### **BB Clock Input**

The baseband clock input is a CMOS, low-jitter clock.

#### Gain/Pilot Insertion/AntCal Insertion/Power Meter

Baseband gain can be applied on a per-carrier basis to control the individual channel power accurately through the system. A UMTS pilot sequence at a programmable gain can be added for antenna calibration. Each individual baseband channel has an integrated  $I^2 + Q^2$  power accumulator. There is a common control for the power meters.

#### **Digital Upconverters (DUCs)**

The GC5322 DUC block has interpolation filters, programmable delays, and complex mixers for each channel. There are two DUC blocks within the GC5322. The sum chain after the DUC channel combines the DUC channel streams or the bypass stream and sends the data to the CFR block. Each DUC can operate in one wide, two medium, or six CDMA channels. Each DUC has a PFIR for spectral shaping, a CFIR for interpolation and image rejection, and a bulk interpolation CIC. The two DUCs can support:

- (6-channel/DUC mode) up to 12 1.23(8) Mhz CDMA, 1xEVDO, or TDSCDMA carriers
- (2-channel/DUC mode) up to 4 WCDMA or LTE-5 carriers
- (2-channel/DUC mode) up to 3 WiBro, WiMAX-10 carriers
- (1-channel/DUC mode) up to 2 WiBro, WiMAX, LTE-10 carriers
- (1-channel/DUC mode) 1 WiMAX or LTE-20 carrier

Users can specify the filter characteristics of the DUC programmable finite impulse response (PFIR), compensating finite impulse response (CFIR), and cascade integrator comb (CIC) filters. Users can also specify the center frequencies of each carrier with a resolution of 0.25  $\mu$ Hz. Additional controls available in the DUCs include bulk and fractional time-delay adjustments, and phase adjustments. The maximum DUC output bandwidth is limited to the BB maximum rate, and the usable channel and phase adjustments.



#### **Crest Factor Reduction (CFR)**

The GC5322 CFR block selectively reduces the peak-to-average ratio (PAR) of wideband digital signals. There are four peak-detection cancellation sections in series in the CFR block. Each stage compares the estimated peak at the stage input with the target, and subtracts a scaled cancellation peak from the signal. There are 24 cancellers pooled among the four stages. The CFR interpolation filter must have at least 1.6× bandwidth, typical is 2× BBClock-to-signal bandwidth.

There are four canceller memories, and an update shadow memory, that can be used for the auto-IPDL UMTS select cancellation filter. The shadow memory allows the user to update one of the four filter banks during operation. The CFR block has a composite RMS meter that can monitor the CFR input.

The CFR block for WCDMA reduces TM1, TM3 signals for four adjacent carriers to 6.5 db PAR within the 3GPP limit. The WiMAX-10 reduction for two adjacent carriers is to 8.5 db PAR. TDSCDMA and CDMA performance are limited by the carrier allocations and carrier coding.

## Fractional Farrow Resampler (FR)

The fractional resampler block takes the composite DUC signal from CFR and resamples this through fractional interpolation to the DPD clock / 2. The user-programmable Farrow resampler supports upsampling rates from 1x to 64x, with 16-bit precision on the interpolation ratio. After the fractional interpolation, a complex mixer is available to provide a composite carrier IF offset frequency. A peak I or Q monitor is provided.

## **Digital Predistortion (DPD)**

The DPD block provides predistortion for up to Nth-order nonlinearities, and can correct multiple orders and lengths of PA memory effects. The circular hard limiter provides a circular clipper that limits the magnitude-squared value to –6 dbfs. This is optimized for hardware, and for the allowed gain expansion in the nonlinear DPD correction.

The DPD has an RMS power meter and a peak I or Q monitor.

The predistortion is performed for the nonlinear correction in the DPD section. The linear correction is performed in the TX equalizer. The predistortion correction terms are computed by an external processor (TMS320C6727 DSP) based on capture buffer information and the DPD software.

The DSP sets up the condition for collecting capture buffer data, retrieves the captured data over the EMIF bus, and then performs calculations to compute the error and corrections to be used for the transmit path.

The host interface controls the mode of operation of the software in the TI DSP. TI provides a base delivery of 'C6727 software to GC5322 customers that achieves a typical ACLR improvement of 20 dB or more when compared to a PA without DPD. The standard EMIF bus allows the user to provide an alternate DPD adaptation algorithm and DSP embodiment, if desired.

### **DPD Clock Input**

The DPD clock input is an LVDS, low-jitter clock.

## SyncD - DPD Clocked Sync Input

Sync D, DC (if used) is registered with the DPD clock.

#### **Bulk Upconverter (BUC)**

The bulk upconverter block can interpolate the DPD block output by 2x or 3x with a complex output. The BUC can also have no interpolation. The BUC interpolation, and the DAC interpolation are used to interpolate the DPD predistorted output. The BUC mixer can translate the composite IQ predistorted TX output if the BUC interpolation is > 1.


#### **Output Formatter and DAC Interface (OFMT)**

The output format and DAC interface presents the GC5322 output in the proper format for the different DAC output interfaces. The output formatter supports a test pattern for testing the DAC5682Z interface. The output interfaces supported for the GC5322 are:

DAC5682 interleaved IQ




#### DAC5688 parallel IQ !!!



- (1)  $100 \Omega$  between P, N of series capacitor on DAC
- (2) 500-Ω pullup to 1.8 V only required when DAC data clock is > 337.5 MHz

Figure 4. GC5322 to DAC5682Z Interface



- (1)  $100 \Omega$  between P, N of series capacitor on DAC
- (2) Tester uses 50  $\Omega$  to 0.9 V for data lines; TXENABLE 100  $\Omega$  to 1.8 V, 100  $\Omega$  to ground.

Figure 5. GC5322 to DAC5688 (Parallel IQ) Interface

Copyright © 2008–2010, Texas Instruments Incorporated



#### Feedback Path (FB)

The feedback path has two LVDS input ports. The A port is preferred (it has better timing). The external ADC input is converted or processed to generate a complex signal. The feedback equalizer has eight complex taps as a receive equalizer. The feedback path has a mixer to translate the complex IF to the 0IF reference. The ADC feedback rate is at the same rate as the DPD clock ( $f_s$ ). The typical feedback is  $f_s/4$ ,  $f_s3/4$ (m), or  $f_s5/4$  IF. The feedback equalizer can provide (m) inverted spectral output, if needed.

The FB complex mixer translates the frequency of the complex input signal to 0IF. The feedback path has the capability for nonlinear correction with a lookup table. TI ADCs that connect to the feedback path are the SDR type ADS5444, DDR type ADS5445 (6149, 5517), DDR with reversed-data-phase ADSC217 and ADS5463. The ADC feedback path has modified connections for shared feedback path operation (see Figure 2). The GC5322 simplifies timing by providing a FIFO for each ADC port.

#### NOTE

There are eight LVDS data lanes and one LVDS clock lane. If the ADC has < 8 LVDS data lanes, the MSB of the ADC is connected to LVDS lane 7 (MSB) of the A feedback port.




Figure 6. LVDS DDR ADC to GC5322 FB Interface

#### Microprocessor (MPU) Interface

The MPU interface is designed to interface with external memory interface (EMIF) ports on TI DSPs operating in asynchronous mode. It consists of a 16-bit bidirectional data bus, a 10-bit address bus, and RDB, WRB, OEB, and CEB control signals. There are EMIF control signals which are not directly connected to the DSP:

Table 1. EMIF to GC5322 Microprocessor Interface

6727 DSP EMIF	GC5322	Notes
EM_D[15.0]	UPDATA[15.0]	
EM_A[8.0]	UPADDR[9.1]	
EM_BA[1]	UPADDR[0]	
EM_CS2	СЕВ	DSP HD[22:20] are used for logic for multiple chip select, inverted output.
EM_RWB	OEB	Invert RWB, send to OEB
EM_WEB	WRB	
EM_OEB	RDB	






Figure 7. '6727 DSP to GC5322 EMIF Interface

#### Capture Buffers (CB)

The GC5322 has two capture buffers of 4096 complex words. The capture buffers are normally used to capture the TX reference signal and the feedback output signal. Other signals can be captured:

- The TX reference from the DPD after the circular hard limiter
- The feedback output; this represents the waveform as seen by the PA.
- The error output
- Testbus(31:16)
- QRD error output

The second capture buffer can be used to provide:

- The TX reference from the DPD after the circular hard limiter
- The feedback output; this represents the waveform as seen by the PA.
- The error output
- Testbus(15:0)

Standard capture mode – The capture buffers can be armed to collect the 4K complex samples after a programmable delay following a sync event.

Smart capture mode (SCB) – There are two trigger conditions that combine the number of samples greater than a threshold; these are used to find a number of peak events while the transmit signal is above a threshold. In this case, the magnitude and magnitude squared of the signal are compared against a threshold and counted. If the capture buffer finds the trigger condition, the capture logic captures the programmed capture-buffer depth after the trigger. This is a combination of DSP software and the GC5322 hardware.

#### **NOTE**

Capture buffer A has a special mode to source data for diagnostic testing.

The DSP host interface software has a function to select and get capture-buffer data. The complex data is passed from the GC5322 to the EMIF bus, to the DSP, and back to the host processor.

The DSP host software has a signal power monitoring function. This uses the capture-buffer data to perform special monitoring, power measurement, and error measurements.

Copyright © 2008–2010, Texas Instruments Incorporated



#### NOTE

There are special DSP software PA protection modes that use the capture buffer to determine the DPD correction applied to the signal, the error between the DPD reference input and the feedback signal. The capture buffers are also used in the initial bulk delay and fractional delay alignment.

#### Input Syncs and Output Sync

The GC5322 features multiple user-programmable input syncs. There are three syncs sampled with the BBClock, (A, B, C), and the sync D, DC as an LVDS sync is sampled by the DPD clock. Internally, the GC5322 can also generate timed and software-controlled syncs. The sync A input is required for the GC5322 hardware to initialize. It should ideally be the start of the frame or frame down link. The output sync is a test signal used for debugging.

The input syncs can be used to trigger:

- Power measurements
- DUC channel delay, dither, and tuner alignment
- · Initializing/loading the DUC,, feedback, equalizer, LUTs, etc.
- · Feedback path tuner alignment
- Capturing and sourcing of data through SCBs

#### **NOTE**

The Sync A external synchronization should match the customer TX frame (total TX period – i.e., 5 ms). See Figure 3; these synchronization signals must meet the timing of the BBClk. Sync A should be aligned with the BBFR signal.

#### **Power Meters and Peak I-or-Q Monitors**

There are three integrated  $I^2 + Q^2$  power meters in the GC5322:

- · GPP each baseband input channel
- CFR the CFR input or output, and which antenna stream (0, 1)
- DPD the input to the DPD nonlinear correction after the DPDL gain, and which antenna stream (0, 1)

There are several peak I or Q monitors within the GC5322:

- FRW The resampled combined IQ interleaved input to the DPD
- DPD The input to the DPD nonlinear correction after the DPDL gain
- DPD After the nonlinear correction in DPD, and separately after the linear correction in DPD
- FDBK There is a peak monitor at the output of the feedback path.


#### **NOTE**

The DSP host software has a HW POWER meter setup and Get(Monitor) function to configure and get data from the integrated  $I^2 + Q^2$  values.



#### PIN ASSIGNMENT AND DESCRIPTIONS

#### **ZND Package** (Bottom View)



Product Folder Link(s): GC5322

P0077-01



## **PIN FUNCTIONS**

PIN					
NAME	NO.	1/0	DESCRIPTION		
	SSOR INTERFACE				
OEB	M3	I	Output enable		
CEB	M2	ı	Chip enable		
RDB	M1	ı	Read		
WRB	L2	I	Write		
UPADDR[9:0]	L1, K3, K2, K1, J3, J2, J1, H3, H2, H1	I	Microprocessor address		
UPDATA[15:0]	Y1, W3, W2, W1, V3, V2, V1, U2, U1, T1, R3, R2, R1, N3, N2, N1	I/O	Microprocessor data		
INTERRUPT	AE5	0	Microprocessor interrupt		
POWER AND B	IASING				
VDD1	B1, B26, C2, C10, C14, C19, C25, D3, D8, D14, D19, D24, E4, E23, F3, F4, F23, H4, H23, J4, J23, K4, K23, L4, L23, M4, M23, N4, N23, P4, P23, R4, R23, T4, T23, U4, U23, V4, V23, W4, W23, Y23, AA4, AA23, AB3, AB4, AB23, AC3, AC6, AC19, AC24, AD2, AD6, AD25, AE1, AE26	PWR	1.2-V supply		
VSS1	A1, A2, A3, A23, A24, A25, A26, B2, B3, B23, B24, B25, C1, C3, C23, C24, C26, D1, D2, D4, D10, D23, D25, D26, E1, E2, E3, E24, E25, E26, F1, F2, F24, F25, F26, G1, G2, G3, G24, G25, G26, P1, P2, Y2, Y3, Y24, Y25, AA1, AA2, AA3, AA24, AA25, AA26, AB1, AB2, AB24, AB25, AB26, AC1, AC2, AC4, AC7, AC13, AC20, AC25, AC26, AD1, AD3, AD4, AD13, AD20, AD23, AD24, AD26, AE2, AE3, AE4, AE23, AE24, AE25, AF1, AF2, AF3, AF14, AF22, AF23, AF24, AF25, AF26	PWR	Ground		
VDD2	AC5	NC	1.2-V monitor, no connect		
VSS2	AD5	NC	GND monitor, no connect		
VDDS	AC14, AD14, AE14	PWR	1.8-V supply		
VDDSHV	A13, B13, C13, D13, G4, G23, K24, L3, N24, P3, T3, U24, Y4, AC22, AD7, AE20	PWR	3.3-V supply		
VDDA1	AD19	PWR	1.2-V supply (requires filtering)		
VSSA1	AF20	PWR	Ground (requires filtering)		
VDDA2	B10	PWR	1.2-V supply (requires filtering)		
VSSA2	A10	PWR	Ground (requires filtering)		
VPP1	H24, J26	PWR	1.2-V supply		
VPP2	T2, U1	PWR	1.2-V supply		
DPDIREF	AD22	PWR	DPD bias, 1 kΩ to VSS		
DPDVREF	AE22	PWR	DPD bias to VDD1		
DACREFP	AC12	PWR	DAC bias, 50 $\Omega$ to VSS		
DACREFN	AD12	PWR	DAC bias, 50 $\Omega$ to VDDS		
ADCIREF	C17	PWR	ADC bias, 1 kΩ to VSS		
ADCVREF	D17	PWR	ADC bias to VDD1		
BASEBAND INF	PUT				
BB[15:0]	A8, D7, C7, B7, A7, D6, C6, B6, A6, D5, C5, B5, A5, C4, B4, A4	1	Baseband input signal		
BBCLK	C8	I	Baseband input clock		
BBFR	B8	1	Baseband frame for sample and channel timing		
MFIO[19:18]	R26, P24	I	LSBs for 18-bit baseband input signal [-2, -1]		
MISCELLANEO	us				
RESETB	AC23	I	Chip reset (active-low)		
SYNCA	C9	I	Programmable general-purpose sync		



#### **PIN FUNCTIONS (continued)**

PIN		1/0	DESCRIPTION	
NAME	NO.	1,0	DESCRIPTION	
SYNCB	B9	- 1	Programmable general-purpose sync	
SYNCC	A9	1	DPDI-purpose sync	
SYNCD	AE21	1	Programmable general-purpose sync	
SYNCDC	AF21	1	Complementary DPD-purpose sync	
SYNCOUT	D9	0	Programmable general-purpose output sync	
DPDCLK	AC21	ı	Clock to DPD	
DPDCLKC	AD21	I	Complementary clock to DPD	
TESTMODE	AF4	I	Tie to ground	
JTAG INTERF	ACE	•		
TCK	AF6	I	JTAG clock	
TDI	AE6	I	JTAG data in	
TDO	AF5	0	JTAG data out	
TRSTB	AE7	ı	JTAG reset (active-low); pull down if JTAG is not used.	
TMS	AF7	ı	JTAG mode select	
SIGNALS (See	e mode selection guide for pin assignment)			
TX[37:0]	AC8, AD8, AE8, AF8, AC9, AD9, AE9, AF9, AC10, AD10, AE10, AF10, AC11, AD11, AE11, AF11, AE12, AF12, AE13, AF13, AF15, AE15, AD15, AC15, AF16, AE16, AD16, AC16, AF17, AE17, AD17, AC17, AF18, AE18, AD18, AC18, AF19, AE19	0	Transmit to DAC(s)	
FB[35:0]	A11, B11, C11, D11, A12, B12, C12, D12, A14, B14, A15, B15, C15, D15, A16, B16, C16, D16, A17, B17, A18, B18, C18, D18, A19, B19, A20, B20, C20, D20, A21, B21, C21, D21, A22, B22	I	Feedback from ADC(s)	
MFIO[33:0]	Y26, W24, W25, W26, V24, V25, V26, U25, U26, T24, T25, T26, R24, R25, R26, P24, P25, P26, N25, N26, M24, M25, M26, L24, L25, L26, K25, K26, J24, J25, H25, H26, D22, C22	I/O	MFIO	

## Special Power Supply Requirements for VDDA1, VSSA1, VDDA2, VSSA2

The two PLLs require a filtered supply. Each pair (VDDA1,VSSA1), (VDDA2,VSSA2) requires a separate filter. These can be generated by filtering the core digital supply (VDD1). A representative filter is shown in Figure 8. The filters should be located as close as reasonable to their respective pins (especially the bypass capacitors). The ferrite beads should be series 50R (similar to Murata P/N: BLM31P500SPT; Description: IND FB BLM31P500SPT 50R 1206). In particular, supply VDDA1 must be less than or equal to VDD1 when VDD1 is at the low end of the required range. The series resistor assures this condition is met.




Figure 8. Recommended Filter for VDDA1, VDDA2 Power



#### TX Output to DAC5682Z and DAC5688

Figure 4 and Figure 5 show the GC5322-to-DAC data, sync, and clock signals. Table 2 and Table 4 list the specific GC5322-to-DAC TX connections.

Table 2. GC5322 TX Interface Options

PIN FUNCTION	PIN NAME	I/O	DESCRIPTION
GC5322 TX (Single-	Channel Single-Ended HSTL – DAC5688 – 1.8-V CMOS)		
DACI[15:0]	TX15, TX14, TX11, TX10, TX7, TX6, TX3, TX2, TX1, TX0, TX4, TX5, TX8, TX9, TX12, TX13	0	DAC-I output
DACQ[15:0]	TX24, TX25, TX28, TX29, TX32, TX33, TX36, TX37, TX35, TX34, TX31, TX30, TX27, TX26, TX23, TX22	0	DAC-Q output
DACCLK	TX21	0	Clock to DAC
DACCLKC	TX20	0	Complementary clock to DAC
DACSYNC	TX18	0	Output data sync (TX enable)

Table 3. GC5322 TX (Single-Channel Differential HSTL – DAC5682Z)

PIN FUNCTION	PIN NAME	I/O	DESCRIPTION
GC5322 TX (Differen	ntial HSTL) – DAC 5682Z – 1.2-V LVDS		
DACI[15:0]P	TX10, TX6, TX2, TX0, TX4, TX8, TX12, TX16, TX23, TX27, TX31, TX35, TX32, TX36, TX29, TX25	0	DAC positive output
DACQ[15:0]N	TX11, TX7, TX3, TX1, TX5, TX9, TX13, TX17, TX22, TX26, TX30, TX34, TX33, TX37, TX28, TX24	0	DAC negative output
DACCLK	TX21	0	Clock to DAC
DACCLKC	TX20	0	Complementary clock to DAC
DACSYNCP	TX14	0	Positive output data sync
DACSYNCN	TX15	0	Negative output data sync

#### **FB Input From LVDS ADC**

There are several different ADC formats; these are formed from the possible combinations of DDR and SDR clocking modes with positive-clock-edge even bits and positive-clock-edge odd bits. Figure 6 shows the DDR-ADC data, and clock signals to the GC5322. Table 4 and Table 5 list the specific ADC to GC5322 FB connections. There are two feedback (FB) ports, A and B. Port A has faster timing and is preferred. There are several ADC styles:

- LVDS DDR ADS5545 (ADS61x9, ADS5517); ADS5463 (1)
- LVDS DDR ADS62C17 reversed data alignment (same connections as ADS5545)
- LVDS SDR ADS5544
  - (1) Clock aligns with data.

ADCs are typically connected to the GC5322 so the MSB of the ADC is connected to FB Port A MSB. The lower bit numbers follow until the ADC bits are all connected. Any remaining lower-order bits on the FB port should be terminated with a P connection to a series resistor to GND, N connection to a series resistor to 1.8 V as a logic 0. See the GC5325SEK schematic (reference 2 in the References section) for an example.

#### NOTE

There are special connections for shared-feedback ADCs between GC5322s. The ADS6149 to GC5325 or GC5322 Shared Feedback Interface application guide, available as a PDF file from a TI field application engineer, describes the special connections and routing.

Table 4. Single LVDS SDR ADC to FB Ports A and B

PIN FUNCTION	PIN NAME	I/O	DESCRIPTION
Feedback (Single-Channel SDR LVDS or DDR LVDS)			



#### Table 4. Single LVDS SDR ADC to FB Ports A and B (continued)

PIN FUNCTION	PIN NAME	I/O	DESCRIPTION
ADC[15:0]P	FB2, FB4, FB6, FB8, FB10, FB12, FB14, FB16, FB20, FB22, FB24, FB26, FB28, FB30, FB32, FB34	I	ADC positive feedback from PA output
ADC[15:0]N	FB3, FB5, FB7, FB9, FB11, FB13, FB15, FB17, FB21, FB23, FB25, FB27, FB29, FB31, FB33, FB35	I	ADC negative feedback from PA output
ADCCLK	FB0	I	Clock from ADC
ADCLKC	FB1	I	Complementary clock from ADC

#### Table 5. Single LVDS DDR ADC

PIN FUNCTION	PIN NAME	I/O	DESCRIPTION		
To FB Port A (Prefe	To FB Port A (Preferred)				
ADCA[7:0]P	FB2, FB4, FB6, FB8, FB10, FB12, FB14, FB16	I	ADC-A positive feedback from PA output		
ADCA[7:0]N	FB3, FB5, FB7, FB9, FB11, FB13, FB15, FB17	1	ADC-A negative feedback from PA output		
ADCACLK	FB0	1	Clock from ADC-A		
ADCACLKC FB1 I Compleme		Complementary clock from ADC-A			
To FB Port B	•	·	•		
ADCB[7:0]P	FB20, FB22, FB24, FB26, FB28, FB30, FB32, FB34	I	ADC-B positive feedback from PA output		
ADCB[7:0]N	FB21, FB23, FB25, FB27, FB29, FB31, FB33, FB35	1	ADC-B negative feedback from PA output		
ADCBCLK	FB18	I	Clock from ADC-B		
ADCBCLKC	FB19	1	Complementary clock from ADC-B		

#### **Envelope Output**

The GC5322 has a magnitude output and magnitude clock that can be delayed to align with the TX output after DPD. The envelope output is transmitted at the DPD clock rate / 2.

**Table 6. Envelope Output** 

· ·			
PIN FUNCTION	PIN NAME	I/O	DESCRIPTION
Envelope (Single-Er	nded 3.3-V CMOS)		
ENV[14:0]	MFIO33, MFIO32, MFIO28, MFIO27, MFIO26, MFIO25, MFIO17, MFIO16, MFIO15, MFIO14, MFIO9, MFIO8, MFIO7, MFIO6, MFIO3	0	Magnitude of the CFR output signal
ENVCLK	MFIO1	0	Clock to envelope modulator

#### **MPU Interface Guidelines**

This section describes the hardware interface between the recommended microprocessor and the GC5322. Users may select a microprocessor that meets their specific system requirements. Although the hardware can support multiple options, the recommended TMS320C6727 DSP is also fully supported with host control and adaptation software. Figure 7 and Figure 9 illustrate the hardware interface from the DSP to GC5322 and SDRAM. The external memory is required to accommodate the computational efforts of the adaptation algorithm. Reference to the SDRAM used is a 64-Mb/PC133; there are two memory devices for 32-bit SDRAM memory. The DSP timing is adjusted for the SDRAM; an example is Samsung K4S641632H-TC(L)75.

The use of an external inverter, with minimal propagation delay, is required for OEB of the GC5322; this device is necessary when using a TMS320C6727 DSP. Additional documentation for the hardware interface is available in the *Hardware Designer's Resource Guide* application report (SPRAA87) and *TMS320C672x DSP External Memory Interface (EMIF)* user's guide (SPRU711).






Figure 9. DSP to GC5322/SDRAM Interface Specifications

In a typical implementation, the system configuration software resides locally (in nonvolatile memory) to ensure proper operation at power up. The size of the software required to support the GC5322 and 'C6727 should be no more than 128 Mb (16 MB); however, this allocation is subject to change pending algorithm improvements. The suggested host-to-DSP interface is through the UHPI port. See reference 4 in the *References* section. The SDRAM used is a 64-Mb / PC133 SDRAM. There are two SDRAM devices for a 32-bit memory.

The port can be configured into multiple modes of data transfer; the *Multiplexed Host Address/Data Dual Halfword Mode* is suggested for this application.

Additional specifications and documents for the TMS320C6727 DSP are available from Texas Instruments at: http://focus.ti.com/docs/prod/folders/print/tms320c6727b.html.

#### **GENERAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

		VALUE	UNIT
V <sub>DD</sub> , V <sub>DDA</sub>	Core supply voltage	-0.3 to 1.32	V
$V_{DDS}$	Digital supply voltage for TX	-0.3 to 2	V
$V_{DDSHV}$	Digital supply voltage	-0.3 to 3.6	V
$V_{IN}$	Input voltage (under/overshoot)	$-0.5$ to $V_{DDSHV}$ + 0.5	V
	Clamp current for an input/output	-20 to 20	mA
T <sub>stg</sub>	Storage temperature	-65 to 150	°C
	ESD classification Class 2 (Required 2-kV HBM, 500-V CDM) (Passed 2.5-kV HBM, 500-V CDM, 200-V MM)		
	Moisture sensitivity Class 3 (floor life at 30°C/60% H)	1	week
Latchup	JEDEC Level 2 per JEDEC 78 standard (at 90°C and 1.5 x Vmax)	±100	mA



#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V <sub>DD</sub> , V <sub>DDA2</sub> , V <sub>PP</sub>	Core supply voltages. Note $V_{DDA2} \le V_{DD}$		1.14	1.2	1.26	V
V <sub>DDA1</sub>	Analog supply for DPD PLL	See <sup>(1)</sup>	1	1.1	VDD	V
$V_{DDS}$	Digital supply voltage for TX		1.71	1.8	1.89	V
V <sub>DDSHV</sub>	Digital supply voltage		3.15	3.3	3.45	V
I <sub>DD</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub> , I <sub>PP</sub>	Combined supply current for Vdd, Vdda1, Vdda2, and V <sub>PP</sub>				3	Α
I <sub>DDS</sub>	Digital supply current for TX				0.25	Α
I <sub>DDSHV</sub>	Digital supply current				0.3	Α
T <sub>C</sub>	Case temperature	See <sup>(2)</sup>	-40	30	85	°C
T <sub>J</sub>	Junction temperature	See <sup>(3)</sup>			105	°C

<sup>(1)</sup> VDDA1 must be less than VDD1 when VDD is low. See recommended filtering circuit in Figure 8. Maximum observed current on VDDA1 is 8 mA.

#### THERMAL INFORMATION

		GC5322	
	THERMAL METRIC(1)	ZND	UNIT
		352 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	19	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	0.8	°C/W
$\theta_{\sf JB}$	Junction-to-board thermal resistance (4)	9	°C/W
ΨЈТ	Junction-to-top characterization parameter (5)	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	8	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

<sup>(2)</sup> Chip specifications are production tested to 90°C case temperature. QA tests are performed at 85°C.

<sup>(3)</sup> Thermal management may be required for full-rate operation. Sustained operation at elevated temperatures reduces long-term reliability. Lifetime calculations are based on a maximum junction temperature of 105°C.



#### **GENERAL ELECTRICAL CHARACTERISTICS**

Describes the electrical characteristics for the baseband interface, multifunction I/O (MFIO), DPD clock and fast sync, MPU and JTAG interfaces over recommended operating conditions. Device is production tested at 90°C for the given specification and characterized at –40°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NTERFACE					
CMOS voltage input, low				0.8	V
CMOS voltage input, high		2		$V_{DDSHV}$	V
CMOS voltage output, low	I <sub>OL</sub> = 2 mA			0.5	V
CMOS voltage output, high	$I_{OH} = -2 \text{ mA}$	2.4		$V_{DDSHV}$	V
Pullup current	V <sub>IN</sub> = 0 V	40	100	200	μΑ
Leakage current	V <sub>IN</sub> = 0 or V <sub>IN</sub> = V <sub>DDSHV</sub>			5	μΑ
TERFACE (DACP/N[15:0])				·	
Output differential swing	$ V_{OD}  =  V_{OH} - V_{OL} ^{(1)}$	250			mV
Common mode	$(V_{OH} + V_{OL}) / 2^{(1)}$	1000			mV
NTERFACE (FB[35:0], DPDCLK/C	, SYNCD/C)	•			
Input voltage range		0		2000	mV
Input differential voltage,	0 < V <sub>i</sub> < 2000 mV	250			\/
Vpos – Vneg	1000 mV < V <sub>I</sub> < 1400 mV, FB[35:0] only	90			mV
Input differential impedance		80		120	Ω
SUPPLY	,	ı		1	
Core current	See <sup>(2)</sup>			2.2	Α
	CMOS voltage input, low CMOS voltage input, high CMOS voltage output, low CMOS voltage output, high Pullup current Leakage current TERFACE (DACP/N[15:0]) Output differential swing Common mode NTERFACE (FB[35:0], DPDCLK/C Input voltage range Input differential voltage,  Vpos - Vneg  Input differential impedance	CMOS voltage input, low  CMOS voltage input, high  CMOS voltage output, low  CMOS voltage output, high $I_{OL} = 2 \text{ mA}$ CMOS voltage output, high $I_{OH} = -2 \text{ mA}$ Pullup current $V_{IN} = 0 \text{ V}$ Leakage current $V_{IN} = 0 \text{ or } V_{IN} = V_{DDSHV}$ TERFACE (DACP/N[15:0])  Output differential swing $V_{OD} = V_{OH} - V_{OL} = V_{OH} - V_{OL} = V_{OH} - V_{OH} = V_{OH} - V_{OH} = V_{OH} - V_{OH} + V_{OH} = V_{OH} - V_{OH} = V_{OH} = V_{OH} - V_{OH} = V_{OH}$	CMOS voltage input, lowCMOS voltage input, high2CMOS voltage output, low $I_{OL} = 2 \text{ mA}$ 2.4CMOS voltage output, high $I_{OH} = -2 \text{ mA}$ 2.4Pullup current $V_{IN} = 0 \text{ V}$ 40Leakage current $V_{IN} = 0 \text{ or } V_{IN} = V_{DDSHV}$ TERFACE (DACP/N[15:0])Output differential swing $ V_{OH}  =  V_{OH} - V_{OL} ^{(1)}$ 250Common mode $(V_{OH} + V_{OL})/2^{(1)}$ 1000TERFACE (FB[35:0], DPDCLK/C, SYNCD/C)Input voltage range0Input differential voltage,  Vpos - Vneg  $0 < V_i < 2000 \text{ mV}$ 250Input differential impedance $0 < V_i < 1400 \text{ mV}$ , FB[35:0] only90Input differential impedance80	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

<sup>(1)</sup> HSTL output levels measured at 675 Mb/s delay and with  $100-\Omega$  load from P to N. Drive strength set to 0x360. Contact TI for operations above 675 Mb/s.

<sup>(2)</sup> Operating at 280 MHz core, TX 840 MHz, maximum filtering, nominal supplies



## **GENERAL SWITCHING CHARACTERISTICS**

Describes the electrical characteristics for the baseband interface, MFIO[19:18], Sync A, B, C, and BB clock over

recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT			
BASEBAND INTERFACE								
	Deach and input along from an are	GPP is ACTIVE.	25	93.3	N41.1-			
†CLK(BB)	Baseband input clock frequency	GPP is BYPASSED.	25	140	MHz			
t <sub>su(BB)</sub>	Input data setup time before BBCLK↑	BB[15:0], BBFR, SYNCA, SYNCB, and SYNCC; MFIO18/19	1.3		ns			
t <sub>h(BB)</sub>	Input data hold time after BBCLK↑	BB[15:0], BBFR, MFIO18/19	1.5		ns			
t <sub>h(SYNCA, -B, -C)</sub>	Input data hold time after BBCLK↑	SYNCA, SYNCB, and SYNCC	2		ns			
Duty <sub>CLK(BB)</sub>	Duty cycle		30%	70%				




Figure 10. Baseband Timing Specifications (ex. Four Interleaved I/Q Channels)



## DPD CLOCK AND FAST SYNC SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f <sub>CLK(DPD)</sub>	DPD input clock frequency		100	280	MHz
Duty <sub>CLK(DPD)</sub>	DPD input clock duty cycle		30%	70%	
t <sub>h(SYNCD)</sub>	Input hold time after DPDCLK↑		0.2		ns
t <sub>su(SYNCD)</sub>	Input setup time after DPDCLK↑		0.4		ns
t <sub>h(SYNCA, -B, -C)</sub>	Input hold time after DPDCLK↑		2		ns
t <sub>su(SYNCA, -B, -C)</sub>	Input setup time after DPDCLK↑		0.4		ns
t <sub>jCLK(DPD)</sub>	DPD output clock cycle-to-cycle jitter		-2.5%	2.5%	




Figure 11. DPD Clock and Fast Sync Timing Specifications



## **MPU SWITCHING CHARACTERISTICS (READ)**

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>su(AD)</sub>	ADDR setup time to RDB↓	WRB is HIGH.	5		ns
t <sub>su(CEB)</sub>	CEB setup time to RDB↓	WRB is HIGH.	7		ns
t <sub>su(OEB)</sub>	OEB setup time to RDB↓	WRB is HIGH.	2		ns
t <sub>d(RD)</sub>	DATA valid time after RDB↓	WRB is HIGH.		14	ns
	ADDR hold time to RDB↑	WDD :- LIIOH	2		
t <sub>h(RD)</sub>	OEB, CEB hold time to RDB↑	WRB is HIGH.	0		ns
t <sub>HIGH(RD)</sub>	Time RDB must remain HIGH between READs.	WRB is HIGH <sup>(1)</sup> .	7		ns
t <sub>Z(RD)</sub>	DATA goes high-impedance after OEB↑ or RDB↑.	WRB is HIGH <sup>(1)</sup> .		7	ns

(1) These values are obtained from testing during characterization.




Figure 12. MPU READ Timing Specifications



## MPU SWITCHING CHARACTERISTICS (WRITE)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	DATA and ADDR setup time to WRB↓		5		
t <sub>su(WR)</sub>	CEB setup time to WRB↓	OEB and RDB are HIGH.	7		ns
	OEB setup time to WRB↓		2		
	DATA and ADDR hold time after WRB↑	OFP and PPP are UICH	2		
t <sub>h(WR)</sub>	OEB and CEB hold time after WRB↑	OEB and RDB are HIGH.	0		ns
t <sub>low(WR)</sub>	Time WRB and CEB must remain simultaneously LOW	OEB and RDB are HIGH.	15		ns
t <sub>high(WR)</sub>	Time CEB or WRB must remain HIGH between WRITEs.	OEB and RDB are HIGH.	10		ns




Figure 13. MPU WRITE Timing Specifications



#### JTAG SWITCHING CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
f <sub>TCK</sub>	JTAG clock frequency			50	MHz
t <sub>p(TCKL)</sub>	JTAG clock low period		10		ns
t <sub>p(TCKH)</sub>	JTAG clock high period		10		ns
t <sub>su(TDI)</sub>	Input data setup time before TCK↑	Valid for TDI and TMS	1		ns
t <sub>h(TDI)</sub>	Input data hold time after TCK↑	Valid for TDI and TMS	6		ns
t <sub>d(TDO)</sub>	Output data delay from TCK↓			8	ns




Figure 14. JTAG Timing Specifications

## **DIFFERENTIAL HSTL SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

over recommended operating conditions (unless otherwise noted)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HSTL MODE	- DDR ex. DAC5682					
f <sub>CLK(DAC)</sub>	DAC output clock frequency	$R_L = 100 \Omega^{(1)}$			420	MHz
t <sub>SKW(DAC)</sub>	DACCLK to DACData	R <sub>L</sub> = 100 Ω			TBD	ps

(1) DDR interface; DAC clock is 1/2 DAC data rate.




Figure 15. TX Timing Specifications (HSTL - DDR)



#### SINGLE-ENDED HSTL SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HSTL MODE	- SDR ex. DAC5688					
f <sub>CLK(DAC)</sub>	DAC output clock frequency	2-mA load <sup>(1)</sup>			200	MHz
t <sub>d</sub>	DACCLK-to-DACData delay time	2-mA load <sup>(2)</sup>			1.5	ns
t <sub>ho</sub>	DACCLK-to-DACData hold time	2-mA load <sup>(2)</sup>	1.5			ns

- (1) Because the output clock is SDR, the positive edge of the clock is used to register the data at the DAC receiver. The clock rate is limited to 200 MHz.
- (2) t<sub>d</sub> and t<sub>ho</sub> clock-to-data is measured during characterization.




Figure 16. TX Timing Specifications (HSTL - SDR)

#### **ENVELOPE SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MFIO CMOS	- SDR to Envelope Modulator					
f <sub>CLK(ENV)</sub>	ENVELOPE data output clock frequency	2-mA load <sup>(1)</sup>			140	MHz
t <sub>d</sub>	ENVCLK-to-ENVData delay time	2-mA load <sup>(2)</sup>			1.5	ns
t <sub>ho</sub>	ENVCLK-to-ENVData hold time	2-mA load <sup>(2)</sup>	1.5			ns

- (1) Envelope output is magnitude; this is a real output at a DPDClk/2 (140-MHz) rate.
- (2) t<sub>d</sub> and t<sub>ho</sub> clock-to-data is measured during characterization.




Figure 17. Envelope Timing (MFIO-CMOS 3.3 V)



#### LVDS SWITCHING CHARACTERISTICS

Over recommended operating conditions (unless otherwise noted). The following table uses a shorthand nomenclature, NxM. N means the number of differential pairs used to transmit data from one ADC and M means the number of bits sent serially down each LVDS pair. Thus, 8x2 means 8 LVDS pairs each containing 2 bits of information sent serially.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
16 × 1 SDR LVD	OS MODE ex. ADS5444					
f <sub>CLK(ADC)</sub>	ADC interface clock frequency	See <sup>(1)</sup>			280	MHz
t <sub>su(ADC[#]P)</sub>	Input data setup time before CLK↑	See <sup>(1)(2)</sup>	300			ps
t <sub>h(ADC[#]P)</sub>	Input data hold time after CLK↑	See <sup>(1)(2)</sup>	600			ps
16 × 1 DDR LVD	OS MODE ex. ADS5463	•				
f <sub>CLK(ADC)</sub>	ADC interface clock frequency	See <sup>(1)</sup>			140	MHz
t <sub>su(ADC[#]P)</sub>	Input data setup time before CLK↑↓	See <sup>(1)(2)</sup>	100			ps
t <sub>h(ADC[#]P)</sub>	Input data hold time after CLK↑↓	See <sup>(1)(2)</sup>	1200			ps
8 × 2 DDR LVDS	S MODE ex. ADS5545, ADS6149		*			
f <sub>CLK(ADCA)</sub>	ADCA interface clock frequency	See <sup>(1)</sup>			280	MHz
t <sub>su(ADCA[#/2]P)</sub>	Input data setup time before CLK↑↓	See <sup>(1)(3)</sup> . For port A	430			ps
t <sub>h(ADCA[#/2]P)</sub>	Input data hold time after CLK↑↓	See <sup>(1)(3)</sup> . For port A	260			ps
f <sub>CLK(ADCB)</sub>	ADCB interface clock frequency	See <sup>(1)</sup>			280	MHz
t <sub>su(ADCB[#/2]P)</sub>	Input data setup time before CLK↑↓	See <sup>(1)(4)</sup> . For port B	800			ps
t <sub>h(ADCB[#/2]P)</sub>	Input data hold time after CLK↑↓	See <sup>(1)(4)</sup> . For port B	400			ps

- (1) Specifications are limited by GC5322 performance and may exceed the example ADC capabilities for the given interface.
- (2) Setup and hold measured for ADC[15:0]P, ADC[15:0]N valid for (V<sub>OD</sub> > 250 mV) to/from ADCCLK and ADCCLKC clock crossing (V<sub>OD</sub> = 0).
- (3) Setup and hold measured for ADCA[7:0]P, ADCA[7:0]N valid for (V<sub>OD</sub> > 250 mV) to/from ADCACLK and ADCACLKC clock crossing (V<sub>OD</sub> = 0).
- (4) Setup and hold measured for ADCB[7:0]P, ADCB[7:0]N valid for (V<sub>OD</sub> > 250 mV) to/from ADCBCLK and ADCBCLKC clock crossing (V<sub>OD</sub> = 0).




Figure 18. LVDS Timing Specifications (16 x 1 SDR LVDS)




Figure 19. LVDS Timing Specifications (16 x 1 DDR LVDS)






Figure 20. LVDS Timing Specifications (8 x 2 DDR LVDS)

## **GLOSSARY OF TERMS**

3G	Third generation (refers to next-generation wideband cellular systems that use CDMA)
3GPP	Third generation partnership project (W-CDMA specification, www.3gpp.org)
3GPP2	Third generation partnership project 2 (cdma2000 specification,www.3gpp2.org)
ACLR	Adjacent channel leakage ratio (measure of out-of-band energy from one CDMA carrier)
ACPR	Adjacent channel power ratio
ADC	Analog-to-digital converter
BW	Bandwidth
CCDF	Complementary cumulative distribution function
CDMA	Code division multiple access (spread spectrum)
CEVM	Composite error vector magnitude
CFR	Crest factor reduction
CMOS	Complementary metal oxide semiconductor
DAC	Digital-to-analog converter
dB	Decibels
dBm	Decibels relative to 1 mW (30 dBm = 1 W)
DDR	Dual data rate (ADC output format)
DSP	Digital signal processing or digital signal processor
DUC	Digital upconverter (usually provides the GC5322 input)
EVM	Error vector magnitude
FIR	Finite impulse response (type of digital filter)
I/Q	In-phase and quadrature (signal representation)
IF	Intermediate frequency
IIR	Infinite impulse response (type of digital filter)
JTAG	Joint Test Action Group (chip debug and test standard 1149.1)
LO	Local oscillator
LSB	Least-significant bit

Megabits (divide by 8 for megabytes MB)

Mb



www.ti.com

MSB Most-significant bit

MSPS Megasamples per second (1×10<sup>6</sup> samples/s)

PA Power amplifier

PAR Peak-to-average ratio
PCDE Peak code domain error

PDC Peak detection and cancellation (stage)

PDF Probability density function

RF Radio frequency

RMS Root mean square (method to quantify error)

SDR Single data rate (ADC output format)

SEM Spectrum emission mask

SNR Signal-to-noise ratio (usually measured in dB or dBm)

UMTS Universal mobile telephone service

W-CDMA Wideband code division multiple access (synonymous with 3GPP)

WiBro Wireless broadband (Korean initiative IEEE 802.16e)

WiMAX Worldwide Interoperability of Microwave Access (IEEE 802.16e)



## **REVISION HISTORY**

CI	hanges from Original (February 2008) to Revision A	Page
•	Updated the LVDS INTERFACE section of the General Electrical Characteristics	20
CI	hanges from Revision A (August 2008) to Revision B	Page
•	Changed Changed ADS5444 18-bit to ADS6149 14-bit	4
•	Deleted Deleted Related Material and Documents section	
	Deleted Deleted paragraph "For systems thatimplementation". Also deleted Figure 3. DSP toInterface	
•	Changed Changed from HSTL interface (TX[37:0] ) to DAC interface (DACP/N [15:0])	
	Changed changed the first 2 rows and deleted 5 rows from this subsection in the table	
	Changed Deleted note 1 and changed note 2, original 3 notes	
•	Deleted Deleted last row of the TX Switching table and added note 2	
	Changed Changed from 800 to 430	
•	Changed Changed from 400 to 260	
CI	hanges from Revision B (December 2008) to Revision C	Page
CI	hanges from Revision C (February 2009) to Revision D	Page
•	Changed the FEATURES list	1
•	Changed the APPLICATIONS list	1
•	Revised the system block diagram	1
•	Rewrote DESCRIPTION section	1
•	Added Created Description (Continued), so description paragraphs would fall below the ESDS statement on seco	nd
	page	2
•	Revised the functional block diagram	3
•	Added the REFERENCES section	3
•	Deleted "to 30 dB"	4
•	Added an 800-MSPS DAC	4
•	Added a CDCE72010 clock generator	4
•	Added "ADC"	4
•	Changed second sentence of System Arhitecture section	5
•	Deleted last row of System Architecture table	5
•	Deleted the Dual Antenna, GC5322, Shared Feedback figure	6
•	Revised text in Baseband Interface paragraph; added Figure 3	6
•	Inserted new BB Clock Input section	7
•	Revised text in Gain/Pilot Insertion/AntCal Insertion/Power Meter paragraph	<mark>7</mark>
•	Revised the Digital Upconverters (DUCs) section	<b>7</b>
•	Revised the Crest Factor Reduction (CFR) section	8
•	Replaced text of Fractional Farrow Resampler (FR) section	8
•	Revised the Digital Predistortion (DPD) section	8
•	Inserted new DPD Clock Input section	8
•	Inserted new SyncD – DPD Clocked Sync Input section	8
•	Revised text paragraph of Bulk Upconverter (BUC) section	8
•	Deleted "DPD clock /2 the"	8



#### www.ti.com

•	Inserted new Output Formatter and DAC Interface (OFMT) section	8
•	Removed last bullet from OFMT list	9
•	Deleted GC5322 to Dual DAC5688 (Interleaved IQ) Interface illustration	9
•	Replaced all text of Feedback Path (FB) section and added an illustration	. 10
•	Changed section title from Smart Capture Buffers (SCB) section to Capture Buffers (CB)	. 11
•	Deleted existing paragraph; inserted two new paragraphs and four notes	. 11
•	Revised title and first paragraph of the <i>Input Syncs and Output Sync</i> section; deleted a bullet from the list, and added a note	. 12
•	Changed title and replaced all text of Power Meters and Peak I-or-Q Monitors section	12
•	Changed names of some pins in the pinout diagram	13
•	Changed package from GND to ZND on pinout drawing	. 13
•	Made changes to <i>Terminal Functions</i> table in the areas of UPDATA, VSS1, VDD2, VSS2, RESETB, SYNCD, SYNCDC, SYNCOUT, and MFIO	
•	Made changes to <i>Terminal Functions</i> table in the areas of UPDATA, VSS1, VDD2, VSS2, RESETB, SYNCD, SYNCDC, SYNCOUT, and MFIO	. 15
•	Added title for Special Power Supply Requirements for VDDA1, VSSA1, VDDA2, VSSA2 section	15
•	Inserted one sentence in this paragraph and revised another	15
•	Changed analog supply to filtered supply	15
•	Changed caption of Figure 8 and moved figure to the end of the section	15
•	Added title and introductory paragraph to <i>TX Output to DAC5682Z and DAC5688</i> section; major overhaul of Table 2 and Table 4	. 16
•	Changed to new figure reference as a result of deleted illustration	. 16
•	Deleted Single- or Dual-Channel DDR LVDS section of table	
•	Added new FB Input From LVDS ADC section	. 16
•	Added new Envelope Output section	
•	Revised the MPU Interface Guidelines section	17
•	Replaced Figure 9 graphic	18
•	Deleted sentence: "The adaptation algorithm"	
•	Deleted Typical Baseband Interface section	
•	Changed f <sub>CLK(ENV)</sub> MAX value to 140 MHz	
•	Changed the LVDS 16 x 1 DDR timing digram	





19-Jan-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
GC5322IZND	NRND	BGA	ZND	352	40	Pb-Free (RoHS)	SNAGCU	Level-3-260C-168 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## ZND (S-PBGA-N352)

## PLASTIC BALL GRID ARRAY (CAVITY DOWN)



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. This drawing is subject to change without notice. NOTES:

- Thermally enhanced plastic package with heat slug (HSL).
- D. The encapsulation size (X,Y) will vary with cavity size. The distance from bond finger edge to encapsulation shall be min 0.5mm
- E. This is a Pb-free solder ball design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























## Website:

Welcome to visit www.ameya360.com

## Contact Us:

## > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

## > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

## Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com