











LMK00338

SNAS636A - DECEMBER 2013-REVISED OCTOBER 2014

LMK00338 8-Output Differential Clock Buffer/Level Translator

Features

- 3:1 Input Multiplexer
 - Two Universal Inputs Operate up to 400 MHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-ended Clocks
 - One Crystal Input Accepts a 10 MHz to 40 MHz Crystal or Single-Ended Clock
- Two Banks with 4 Differential Outputs Each
 - HCSL, or Hi-Z (Selectable per Bank)
 - Additive RMS Phase Jitter for PCle Gen3 at 100 MHz:
 - 30 fs RMS (Typical)
- -72 dBc at 156.25 MHz
- LVCMOS Output with Synchronous Enable Input
- Pin-Controlled Configuration
- V_{CC} Core Supply: 3.3 V ± 5%
- 3 Independent V_{CCO} Output Supplies: 3.3 V/2.5 V ± 5%
- Industrial Temperature Range: -40°C to +85°C
- 40-lead WQFN (6 mm x 6 mm)

2 Applications

- Clock Distribution and Level Translation for ADCs, DACs, Multi-Gigabit Ethernet, XAUI, Fibre Channel, SATA/SAS, SONET/SDH, CPRI, High-Frequency Backplanes
- Switches, Routers, Line Cards, Timing Cards
- Servers, Computing, PCI Express (PCIe 3.0)
- Remote Radio Units and Baseband Units

Description

The LMK00338 is an 8-output PCIe Gen1/Gen2/Gen3 fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 4 HCSL outputs and one LVCMOS output. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00338 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.

LMK00338 performance. provides high versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMK00338	WQFN (40)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

LMK00338 Functional Block Diagram






Table of Contents

1	Features 1		8.4 Device Functional Modes	14
2	Applications 1	9	Application and Implementation	15
3	Description 1		9.1 Application Information	15
4	Revision History2		9.2 Typical Applications	15
5	Pin Configuration and Functions	10	Power Supply Recommendations	20
6	Specifications 5		10.1 Current Consumption and Power Dissipation Calculations	20
	6.1 Absolute Maximum Ratings 5 6.2 Handling Ratings 5	44	10.2 Power Supply Bypassing	
	6.3 Recommended Operating Conditions5	11	Layout	
	6.4 Thermal Information5		11.1 Layout Guidelines	
	6.5 Electrical Characteristics6		11.2 Layout Example	
	6.6 Typical Characteristics9	40	3	
7	Parameter Measurement Information 11	12	Device and Documentation Support	
	7.1 Differential Voltage Measurement Terminology 11		12.1 Documentation Support	
8	Detailed Description 12		12.2 Trademarks	
•	8.1 Overview 12		12.3 Electrostatic Discharge Caution	25
	8.2 Functional Block Diagram		12.4 Glossary	25
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (December 2013) to Revision A

Page

- Added, updated, or renamed the following sections: Device Information Table, Application and Implementation;
 Power Supply Recommendations; Layout, Device and Documentation Support, Mechanical, Packaging, and
 Ordering Information



5 Pin Configuration and Functions



Pin Functions⁽¹⁾

PIN		TVDE	DESCRIPTION
NUMBER	NAME	TYPE	DESCRIPTION
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.
1, 2	CLKoutA0, CLKoutA0*	0	Differential clock output A0.
3, 6	V _{CCOA}	PWR	Power supply for Bank A Output buffers. V_{CCOA} can operate from 3.3 V or 2.5 V. The V_{CCOA} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
4, 5	CLKoutA1, CLKoutA1*	0	Differential clock output A1.
7, 8	CLKoutA2, CLKoutA2*	0	Differential clock output A2.
9, 10	CLKoutA3, CLKoutA3*	0	Differential clock output A3.
11	CLKoutA_EN	I	Bank A low active output buffer enable (3)
12, 32, 35, 39	Vcc	PWR	Power supply for Core and Input buffer blocks. The Vcc supply operates from 3.3 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcc pin.
13	OSCin	I	Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock.
14	OSCout	0	Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock.
15, 18	CLKin_SEL0, CLKin_SEL1	I	Clock input selection pins (3)
16, 17	CLKin0, CLKin0*	I	Universal clock input 0 (differential/single-ended)
19	CLKoutB_EN	I	Bank B low active output buffer enable (3)

⁽¹⁾ Any unused output pins should be left floating with minimum copper length (see note in Clock Outputs), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See Clock Outputs for output configuration or Termination and Use of Clock Drivers output interface and termination techniques.

3) CMOS control input with internal pull-down resistor.

⁽²⁾ The output supply voltages/pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be referred to generally as V_{CCO} when no distinction is needed, or when the output supply can be inferred by the output bank/type.



Pin Functions⁽¹⁾ (continued)

PIN		TVDE	DESCRIPTION
NUMBER	NAME	TYPE	DESCRIPTION
20, 31, 40	GND	GND	Ground
21, 22	CLKoutB3*, CLKoutB3	0	Differential clock output B3.
23, 24	CLKoutB2*, CLKoutB2	0	Differential clock output B2.
25, 28	V _{CCOB}	PWR	Power supply for Bank B Output buffers. V_{CCOB} can operate from 3.3 V or 2.5 V. The V_{CCOB} pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
26, 27	CLKoutB1*, CLKoutB1	0	Differential clock output B1.
29, 30	CLKoutB0*, CLKoutB0	0	Differential clock output B0.
33, 34	CLKin1*, CLKin1	1	Universal clock input 1 (differential/single-ended)
36	REFout	0	LVCMOS reference output. Enable output by pulling REFout_EN pin high.
37	V _{ccoc}	PWR	Power supply for REFout Output buffer. V_{CCOC} can operate from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each Vcco pin. $^{(2)}$
38	REFout_EN	I	REFout enable input. Enable signal is internally synchronized to selected clock input. (3)

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted) (3)

		MIN	MAX	UNIT
V _{CC} , V _{CCO}	Supply Voltages	-0.3	3.6	V
V_{IN}	Input Voltage	-0.3	$(V_{CC} + 0.3)$	V
T _{STG}	Storage Temperature Range			°C
TL	Lead Temperature (solder 4 s)		+260	°C
TJ	Junction Temperature		+150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see *Electrical Characteristics*. The ensured specifications apply only to the test conditions listed.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	+150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		2000	
$V_{(ESD)}$	Electrostatic discharge	Machine model (MM)		150	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		750	

- (1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 750-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
T _A	Ambient Temperature Range	-40	25	85	°C
T_J	Junction Temperature			125	°C
V_{CC}	Core Supply Voltage Range	3.15	3.3	3.45	V
V _{CCO}	Output Supply Voltage Range (1) (2)	3.3 – 5% 2.5 – 5%	3.3 2.5	3.3 + 5% 2.5 + 5%	V

⁽¹⁾ The output supply voltages/pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be referred to generally as V_{CCO} when no distinction is needed, or when the output supply can be inferred by the output bank/type.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMK00338 RTA0040A 40 PINS ⁽²⁾	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.4	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	7.2 (DAP)	C/VV

¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Vcco should be less than or equal to Vcc (Vcco ≤ Vcc).

⁽²⁾ Specification assumes 9 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. It is recommended that the maximum number of vias be used in the board layout.



6.5 Electrical Characteristics

Unless otherwise specified: $Vcc = 3.3 \text{ V} \pm 5\%$, $Vcco = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25 \text{ °C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)(2)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
CURRENT CO	NSUMPTION (3)							
100 0005	Core Supply Current, All Outputs	CLKinX selected			8.5	10.5	mA	
ICC_CORE	Disabled	OSCin selected			10	13.5	mA	
ICC_HCSL					31	38.5	mA	
ICC_CMOS					3.5	5.5	mA	
ICCO_HCSL	Additive Output Supply Current, HCSL Banks Enabled	Includes Output Bank E for both banks, RT = 50 bank	Bias and Load Currents Ο Ω on all outputs in		68	84	mA	
ICCO_CMOS	Additive Output Supply Current,	200 MHz,	Vcco = 3.3 V ±5%		9	10	mA	
ICCO_CIVIOS	LVCMOS Output Enabled	$C_L = 5 pF$	$Vcco = 2.5V \pm 5\%$		7	8	mA	
POWER SUPP	PLY RIPPLE REJECTION (PSRR)					•		
DCDD	Ripple-Induced Phase Spur Level (4)		156.25 MHz		-72		-ID-	
PSRR _{HCSL}	Differential HCSL Output		312.5 MHz		-63		dBc	
CMOS CONTR	ROL INPUTS (CLKin_SELn, CLKout_1	ΓΥΡΕη, REFout_EN)						
V _{IH}	High-Level Input Voltage			1.6		Vcc	V	
V _{IL}	Low-Level Input Voltage			GND		0.4	V	
I _{IH}	High-Level Input Current	V _{IH} = V _{cc} , Internal pull-	down resistor			50	μΑ	
I _{IL}	Low-Level Input Current	V _{IL} = 0 V, Internal pull-down resistor		-5	0.1		μΑ	
CLOCK INPUT	TS (CLKin0/CLKin0*, CLKin1/CLKin1*	·)						
f _{CLKin}	Input Frequency Range ⁽⁵⁾	Functional up to 400 M Output frequency range per output type (refer to output specifications)	e and timing specified	DC		400	MHz	
V_{IHD}	Differential Input High Voltage					Vcc	V	
V _{ILD}	Differential Input Low Voltage	CLKin driven differentia	ally	GND			V	
V _{ID}	Differential Input Voltage Swing ⁽⁶⁾			0.15		1.3	V	
		V _{ID} = 150 mV		0.25		Vcc - 1.2		
V_{CMD}	Differential Input CMD Common Mode Voltage	V _{ID} = 350 mV		0.25		Vcc - 1.1	٧	
		V _{ID} = 800 mV	V _{ID} = 800 mV		0.25		Vcc - 0.9	
V _{IH}	Single-Ended Input IH High Voltage					VCC	V	
V _{IL}	Single-Ended Input IL Low Voltage	CLKinX driven single-ended (AC or DC		GND			V	
V_{I_SE}	Single-Ended Input Voltage Swing ⁽⁷⁾	coupled), CLKinX* AC	coupled to GND or	0.3		2	Vpp	
V _{CM}	Single-Ended Input CM Common Mode Voltage	externally biased withir	ı v _{CM} range	0.25		VCC - 1.2	V	

- (1) The output supply voltages/pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be referred to generally as V_{CCO} when no distinction is needed, or when the output supply can be inferred by the output bank/type.
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) See Power Supply Recommendations for more information on current consumption and power dissipation calculations.
- (4) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [(2 * 10^(PSRR / 20)) / (π * f_{CLK})] * 1E12
- (5) Specification is ensured by characterization and is not tested in production.
- See Differential Voltage Measurement Terminology for definition of V_{ID} and V_{OD} voltages.
- (7) Parameter is specified by design, not tested in production.

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



Electrical Characteristics (continued)

Unless otherwise specified: $Vcc = 3.3 \text{ V} \pm 5\%$, $Vcco = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25 \text{ °C}$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			f _{CLKin0} = 100 MHz		-84		
100		f _{OFFSET} > 50 kHz,	f _{CLKin0} = 200 MHz		-82		1
ISO _{MUX}	Mux Isolation, CLKin0 to CLKin1	$P_{CLKinX} = 0 \text{ dBm}$	f _{CLKin0} = 500 MHz		-71		dBc
			f _{CLKin0} = 1000 MHz		-65		
CRYSTAL INT	TERFACE (OSCin, OSCout)						•
F _{CLK}	External Clock Frequency Range (5)	OSCin driven single-en	ded, OSCout floating			250	MHz
F _{XTAL}	Crystal Frequency Range	Fundamental mode cry to 30 MHz) ESR ≤ 125		10		40	MHz
C _{IN}	OSCin Input Capacitance				1		pF
HCSL OUTPU	ITS (CLKoutAn/CLKoutAn*, CLKoutB	n/CLKoutBn*)					
f _{CLKout}	Output Frequency Range ⁽⁵⁾	$R_L = 50 \Omega$ to GND, C_L	≤ 5 pF	DC		400	MHz
Jitter _{ADD_PCle}	Additive RMS Phase Jitter for PCIe 3.0 (5)	PCIe Gen 3, PLL BW = 2-5 MHz, CDR = 10 MHz	CLKin: 100 MHz, Slew rate ≥ 0.6 V/ns		0.03	0.15	ps
Data -	Additive RMS Jitter Integration	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		77		fs
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth to 20 MHz ⁽⁹⁾⁽¹⁰⁾	RT = 50Ω to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns	86			
Noise Floor	Noise Floor 6 > 40 MHz (9) (10)	Vcco = 3.3 V,	CLKin: 100 MHz, Slew rate ≥ 3 V/ns		-161.3		dBc/Hz
Noise Floor	Noise Floor f _{OFFSET} ≥ 10 MHz ⁽⁹⁾⁽¹⁰⁾	RT = 50Ω to GND	CLKin: 156.25 MHz, Slew rate ≥ 2.7 V/ns		-156.3		UBC/HZ
DUTY	Duty Cycle (5)	50% input clock duty c	ycle	45%		55%	
V _{OH}	Output High Voltage	T _Δ = 25 °C, DC Measu	rement.	520	810	920	mV
V _{OL}	Output Low Voltage	$R_T = 50 \Omega$ to GND		-150	0.5	150	mV
V _{CROSS}	Absolute Crossing Voltage ⁽⁵⁾⁽¹¹⁾	$R_L = 50 \Omega$ to GND, $C_L \le 5 pF$		160	350	460	mV
ΔV _{CROSS}	Total Variation of V _{CROSS}					140	mV
t _R	Output Rise Time 20% to 80% (11)(7)	250 MHz, Uniform transmission line up to 10			300	500	ps
t _F	Output Fall Time 80% to 20% (11)(7)	in. with 50- Ω characteristic RL = 50 Ω to GND, C _L			300	500	ps

⁽⁸⁾ The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to Crystal Interface for crystal drive level considerations.

Product Folder Links: LMK00338

(11) AC timing parameters for HCSL or CMOS are dependent on output capacitive loading.

Submit Documentation Feedback

⁽⁹⁾ The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.

⁽¹⁰⁾ Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common mode noise rejection. However, it is recommended to use the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.



Electrical Characteristics (continued)

Unless otherwise specified: $Vcc = 3.3 \text{ V} \pm 5\%$, $Vcco = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, $V_{CC} = 3.3 \text{ V}$, $V_{CC} = 3.3 \text{ V}$,

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
LVCMOS OU	TPUT (REFout)							
f _{CLKout}	Output Frequency Range ⁽⁵⁾	CL ≤ 5 pF		DC		250	MHz	
Jitter _{ADD}	Additive RMS Jitter Integration Bandwidth 1 MHz to 20 MHz ⁽¹²⁾	Vcco = 3.3 V, CL ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		95		fs	
Noise Floor	Noise Floor f _{OFFSET} ≥ 10 MHz ⁽⁹⁾ (10)	Vcco = 3.3 V, CL ≤ 5 pF	100 MHz, Input Slew rate ≥ 3 V/ns		-159.3		dBc/Hz	
DUTY	Duty Cycle ⁽⁵⁾	50% input clock duty c	ycle	45%		55%		
V _{OH}	Output High Voltage	1 mA load		Vcco - 0.1			V	
V _{OL}	Output Low Voltage					0.1	V	
			Vcco = 3.3 V		28			
I _{OH}	Output High Current (Source)	Vo - Voco / 2	Vcco = 2.5 V		20		mA	
			Vcco = 3.3 V		28			
I _{OL}	Output Low Current (Sink)	-	Vcco = 2.5 V		20		mA	
t _R	Output Rise Time 20% to 80% (11) (7)	250 MHz, Uniform tran	smission line up to 10		225	400	ps	
t _F	Output Fall Time 80% to 20% (11)(7)	in. with 50-Ω character 50 Ω to GND, CL ≤ 5 p			225	400	ps	
t _{EN}	Output Enable Time ⁽¹³⁾	0.45.5				3	cycles	
t _{DIS}	Output Disable Time ⁽¹³⁾	- C _L ≤ 5 pF				3	cycles	
PROPAGATI	ON DELAY and OUTPUT SKEW							
t _{PD_HCSL}	Propagation Delay CLKin-to-HCSL ⁽¹¹⁾⁽⁷⁾	$R_T = 50 \Omega$ to GND, $C_1 \le 5 pF$		295	590	885	ps	
	Propagation Delay CLKin-to-	01.45.5	Vcco = 3.3 V	900	1475	2300		
t _{PD_CMOS}	LVCMOS ⁽¹¹⁾⁽⁷⁾	CL ≤ 5 pF	Vcco = 2.5 V	1000	1550	2700	ps	
t _{SK(O)}	Output Skew ⁽⁵⁾⁽¹¹⁾⁽¹⁴⁾	Skew specified between any two CLKouts.			30	50	ps	
t _{SK(PP)}	Part-to-Part Output Skew LVPECL/LVDS/HCSL (11)(7)(14)		Load conditions are the same as propagation		80	120	ps	

⁽¹²⁾ For the 100 MHz and 156.25 MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: J_{ADD} = SQRT(J_{OUT}² - J_{SOURCE}²), where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625 MHz clock input condition, Additive RMS Jitter is approximated using Method #2: J_{ADD} = SQRT(2*10^{dBc/10}) / (2*π*f_{CLK}), where dBc is the phase noise power of the Output Noise Floor integrated from 1 to 20 MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10*log₁₀(20 MHz - 1 MHz). The additive RMS jitter was approximated for 625 MHz using Method #2 because the RMS jitter of the clock source was not sufficiently low enough to allow practical use of Method #1. Refer to the "Noise Floor vs. CLKin Slew Rate" and "RMS Jitter vs. CLKin Slew Rate" plots in *Typical Characteristics*.

Submit Documentation Feedback

⁽¹³⁾ Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.

⁽¹⁴⁾ Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.



6.6 Typical Characteristics

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V, $T_A = 25 ^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$.





Figure 5. RMS Jitter vs. CLKin Slew Rate @ 100 MHz Figure 6. RMS Jitter vs. CLKin Slew Rate @ 156.25 MHz

TEXAS INSTRUMENTS

Typical Characteristics (continued)

Unless otherwise specified: Vcc = 3.3 V, Vcco = 3.3 V, T_A = 25 °C, CLKin driven differentially, input slew rate ≥ 3 V/ns.








Figure 7. PSRR vs. Ripple Frequency @ 156.25 MHz









Figure 9. Propagation Delay vs. Temperature

Figure 10. Crystal Power Dissipation vs. R_{LIM}






Figure 11. LVPECL Phase Noise @ 100 MHz

Figure 12. HCSL Phase Noise @ 100 MHz



7 Parameter Measurement Information

7.1 Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions causing confusion when reading datasheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and non-inverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the non-inverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described above.

Figure 13 illustrates the two different definitions side-by-side for inputs and Figure 14 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition show the DC levels, V_{IH} and V_{OL} (or V_{OH} and V_{OL}), that the non-inverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the non-inverting signal voltage potential is now increasing and decreasing above and below the non-inverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




Figure 13. Two Different Definitions for Differential Input Signals




Figure 14. Two Different Definitions for Differential Output Signals

Refer to "Common Data Transmission Parameters and their Definitions", Application Note AN-912 (SNLA036), for more information.




8 Detailed Description

8.1 Overview

The LMK00338 is an 8-output PCIe Gen1/Gen2/Gen3 clock fanout buffer with low additive jitter that can operate up to 400 MHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 4 HCSL outputs, one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 40-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Crystal Power Dissipation vs. R_{LIM}

For Figure 10, the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: J_{ADD} = SQRT(J_{OUT}² - J_{SOURCE}²)
- 20 MHz crystal characteristics: Abracon ABL series, AT cut, C_L = 18 pF , C₀ = 4.4 pF measured (7 pF max), ESR = 8.5 Ω measured (40 Ω max), and Drive Level = 1 mW max (100 µW typical).
 40 MHz crystal characteristics: Abracon ABLS2 series, AT cut, C_L = 18 pF , C₀ = 5 pF measured (7 pF max), ESR = 5 Ω measured (40 Ω max), and Drive Level = 1 mW max (100 µW typical).

Submit Documentation Feedback



Feature Description (continued)

8.3.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLKin1/CLKin1*, or OSCin. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in Table 1. Refer to *Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start-up and its clock will be distributed to all outputs. Refer to *Crystal Interface* for more information. Alternatively, OSCin may be be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

Table 1. Input Selection

CLKin_SEL1	CLKin_SEL0	SELECTED INPUT
0	0	CLKin0, CLKin0*
0	1	CLKin1, CLKin1*
1	X	OSCin

Table 2 shows the output logic state vs. input state when either CLKin0/CLKin0* or CLKin1/CLKin1* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 2. CLKin Input vs. Output States

STATE of SELECTED CLKin	STATE of ENABLED OUTPUTS
CLKinX and CLKinX* inputs floating	Logic low
CLKinX and CLKinX* inputs shorted together	Logic low
CLKin logic low	Logic low
CLKin logic high	Logic high

8.3.3 Clock Outputs

The HCSL output buffer for Bank A and Bank B outputs can be separately disabled to Hi-Z using the CLKoutA_EN and CLKoutB_EN inputs, respectively, as shown in Table 3. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, it is recommended to disable/Hi-Z the bank to reduce power. Refer to *Termination and Use of Clock Drivers* for more information on output interface and termination techniques.

NOTE

For best soldering practices, the minimum trace length for any unused output pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

Table 3. Differential Output Buffer Type Selection

CLKoutX_EN	CLKoutX BUFFER TYPE (BANK A or B)
0	HCSL
1	Disabled (Hi-Z)



8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the Vcco voltage. REFout can be enabled or disabled using the enable input pin, REFout EN, as shown in Table 4.

Table 4. Reference Output Enable

REFout_EN REFout STATE					
0	Disabled (Hi-Z)				
1	Enabled				

The REFout_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within 3 cycles (t_{EN}) of the input clock after REFout_EN is toggled high. REFout will be disabled within 3 cycles (t_{DIS}) of the input clock after REFout_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a 1 $k\Omega$ load to ground, then the output will be pulled to low when disabled.

8.4 Device Functional Modes

8.4.1 V_{CC} and V_{CCO} Power Supplies

The LMK00338 has a 3.3 V core power supply (V_{CC}) and 3 independent 3.3 V/2.5 V output power supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for HCSL are relatively constant over the specified Vcco range. Refer to *Power Supply Recommendations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

NOTE

Care should be taken to ensure the Vcco voltages do not exceed the Vcc voltage to prevent turning-on the internal ESD protection circuitry.

Product Folder Links: LMK00338

Copyright © 2013-2014, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A common PCIe application, such as a server card, consists of several building blocks, which all need a reference clock. In the mostly used Common RefClk architecture, the clock is distributed from a single source to both RX and TX. This requires either a Clock generator with high output count or a buffer like the LMK00338. The buffer simplifies the clocking tree and provides a cost and space optimized solution. While using a buffer to distribute the clock, the additive jitter needs to be considered. The LMK00338 is an ultra-low additive jitter PCIe clock buffer suitable for all current and future PCIe Generations.

9.2 Typical Applications




Figure 15. Example PCI Express Application Diagram

9.2.1 Design Requirements

9.2.1.1 Driving the Clock Inputs

The LMK00338 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept AC- or DC-coupled 3.3V/2.5V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in the *Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V_{CM} range. Refer to *Termination and Use of Clock Drivers* for signal interfacing and termination techniques.



Typical Applications (continued)

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the Noise Floor vs. CLKin Slew Rate and RMS Jitter vs. CLKin Slew Rate plots in *Typical Characteristics*.

While it is recommended to drive the CLKin/CLKin* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the Single-Ended Input specifications for CLKin pins listed in the *Electrical Characteristics*. For large single-ended input signals, such as 3.3V or 2.5V LVCMOS, a 50- Ω load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 16. The output impedance of the LVCMOS driver plus Rs should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




Figure 16. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC coupled to CLKinX as shown in Figure 17. A $50-\Omega$ load resistor should be placed near the CLKinX input for signal attenuation and line termination. Because half of the single-ended swing of the driver ($V_{O,PP}$ / 2) drives CLKinX, CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing (($V_{O,PP}$ / 2) × 0.5). The external bias voltage should be within the specified input common voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (V_{CM}) and V_{CM} 0 or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 17. Single-Ended LVCMOS Input, DC Coupling with Common Mode Biasing



Typical Applications (continued)

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 18. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, it is recommended to use either differential input (CLKinX) since it offers higher operating frequency, better common mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 18. Driving OSCin with a Single-Ended Input

9.2.1.2 Crystal Interface

The LMK00338 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 19.




Figure 19. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 - 20 pF. While C_L is specified for the crystal, the OSCin input capacitance (C_{IN} = 1 pF typical) of the device and PCB stray capacitance (C_{STRAY} ~ 1~3 pF) can affect the discrete load capacitor values, C_1 and C_2 .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{IN} + C_{STRAY}$$
(1)

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

$$C_{L} = C_{1}^{2} / (2 * C_{1}) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C₁:

$$C_1 = (C_1 - C_{IN} - C_{STRAV})^*2$$
 (3)

(4)

Typical Applications (continued)

Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer will need to ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start-up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL}, can be computed by:

$$P_{XTAL} = I_{RMS}^2 * R_{ESR}^* (1 + C_0/C_L)^2$$

where

- I_{RMS} is the RMS current through the crystal.
- R_{ESR} is the max. equivalent series resistance specified for the crystal
- C_L is the load capacitance specified for the crystal
- ullet C₀ is the min. shunt capacitance specified for the crystal

 I_{RMS} can be measured using a current probe (for example, Tektronix CT-6 or equivalent) placed on the leg of the crystal connected to OSCout with the oscillation circuit active.

As shown in Figure 19, an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

9.2.2 Detailed Design Procedure

9.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
 - HCSL drivers are switched current outputs and require a DC path to ground via 50 Ω termination.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level; in this case, the signal should normally be AC coupled.

9.2.2.2 Termination for DC Coupled Differential Operation

For DC coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 20. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50 Ω termination resistors.




Figure 20. HCSL Operation, DC Coupling




Typical Applications (continued)

9.2.2.3 Termination for AC Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

9.2.3 Application Curves





10 Power Supply Recommendations

10.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in *Electrical Characteristics* can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V_{CC} core supply current (I_{CC TOTAL}) can be calculated using Equation 5:

 $I_{CC_TOTAL} = I_{CC_CORE} + I_{CC_BANK_A} + I_{CC_BANK_B} + I_{CC_CMOS}$

where

- I_{CC CORE} is the current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- $I_{\text{CC_BANK_A}}$ is the current for Bank A.
- $I_{CC_BANK_B}$ is the current for Bank B.
- $I_{CC\ CMOS}$ is the current for the LVCMOS output (or 0 mA if REFout is disabled).

Since the output supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) can be powered from 3 independent voltages, the respective output supply currents ($I_{CCO_BANK_A}$, $I_{CCO_BANK_B}$, and I_{CCO_CMOS}) should be calculated separately. I_{CCO_BANK} for either Bank A or B can be directly taken from the corresponding output supply current spec (I_{CCO HCSL}) provided the output loading matches the specified conditions. Otherwise, I_{CCO BANK} should be calculated as follows:

$$I_{CCO_BANK} = I_{BANK_BIAS} + (N * I_{OUT_LOAD})$$

where

- I_{BANK BIAS} is the output bank bias current (fixed value).
- I_{OUT LOAD} is the DC load current per loaded output pair.
- N is the number of loaded output pairs per bank (N = 0 to 4).

(6)

Table 5 shows the typical I_{BANK} BIAS values and I_{OUT LOAD} expressions for HCSL.

Table 5. Typical Output Bank Bias and Load Currents

CURRENT PARAMETER	HCSL
I _{BANK_BIAS}	4.8 mA
IOUT LOAD	V _{OH} /R _T

Once the current consumption is calculated for each supply, the total power dissipation (P_{TOTAI}) can be calculated as:

$$P_{\text{TOTAL}} = (V_{\text{CC}}^* I_{\text{CC TOTAL}}) + (V_{\text{CCOA}}^* I_{\text{CCO BANK A}}) + (V_{\text{CCOB}}^* I_{\text{CCO BANK B}}) + (V_{\text{CCOC}}^* I_{\text{CCO CMOS}})$$
(7)

If the device configuration is configured with HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (PRT HCSL). The external power dissipation values can be calculated as follows:

$$P_{RT \text{ HCSL}} \text{ (per HCSL pair)} = V_{OH}^2 / R_T \tag{8}$$

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as follows:

P_{DEVICE} = P_{TOTAL} - N*P_{RT_HCSL}

where

N₂ is the number of HCSL output pairs with termination resistors to GND.

(9)

10.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate worst-case power dissipation. In this case, the maximum supply voltage and supply current values specified in *Electrical* Characteristics are used.

- $V_{CC} = V_{CCO} = 3.465 \text{ V. Max } I_{CC} \text{ and } I_{CCO} \text{ values.}$
- CLKin0/CLKin0* input is selected.
- Banks A and B are enabled: all outputs terminated with 50 Ω to GND.
- REFout is enabled with 5 pF load.
- $T_A = 85 \, ^{\circ}C$

Submit Documentation Feedback

Copyright © 2013-2014, Texas Instruments Incorporated



Using the power calculations from the previous section and maximum supply current specifications, we can compute P_{TOTAL} and P_{DEVICE} .

- From Equation 5: I_{CC TOTAL} = 10.5 mA + 38.5 mA + 38.5 mA + 5.5 mA = 93 mA
- From I_{CCO HCSL} max spec: I_{CCO BANK A} = I_{CCO BANK B} = 84 mA
- From Equation 7: P_{TOTAL} = 3.465 V * (93 mA + 84 mA + 84 mA + 10 mA) = 939 mW
- From Equation 8: P_{RT HCSL} = (0.92V)2/50Ω = 16.9 mW (per output pair)
- From Equation 9: P_{DEVICE} = 939 mW (8 * 16.9 mW) = 803.8 mW

In this worst-case example, the IC device will dissipate about 803.8 mW or 85.6 of the total power (939 mW), while the remaining 14.4% will be dissipated in the termination resistors (135.2 mW for 8 pairs). Based on θ_{JA} of 31.4 °C/W, the estimated die junction temperature would be about 25.2 °C above ambient, or 110.2 °C when T_A = 85 °C.

10.2 Power Supply Bypassing

The Vcc and Vcco power supplies should have a high-frequency bypass capacitor, such as 0.1 uF or 0.01 uF, placed very close to each supply pin. 1 uF to 10 uF decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

10.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so on. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00338, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00338, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the Vcco supply. The PSRR test setup is shown in Figure 23.




Figure 23. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the Vcco supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the Vcco pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on Vcco = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Copyright © 2013–2014, Texas Instruments Incorporated



Power Supply Bypassing (continued)

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

$$DJ (ps pk-pk) = [(2*10^{(PSRR/20)}) / (\pi*f_{CLK})] * 10^{12}$$
(10)

The PSRR vs. Ripple Frequency plots in *Typical Characteristics* show the ripple-induced phase spur levels at 156.25 MHz and 312.5 MHz. The LMK00338 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72 dBc at 156.25 MHz and below -63 dBc at 312.5 MHz. Using Equation 10, these phase spur levels translate to Deterministic Jitter values of 1.02 ps pk-pk at 156.25 MHz and 1.44 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for Vcco = 3.3 V under the same ripple amplitude and frequency conditions.



11 Layout

11.1 Layout Guidelines

- For DC coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 24.
- Keep the connections between the bypass capacitors and the power supply on the device as short as possible
- Ground the other side of the capacitor using a low impedance connection to the ground plane
- If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult
- For component side mounting, use 0201 body size capacitors to facilitate signal routing

11.2 Layout Example




Figure 24. LMK00338 Layout Example



11.3 Thermal Management

Power dissipation in the LMK00338 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times R_{B,IA} should not exceed 125 °C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 25. More information on soldering WQFN packages can be obtained at: http://www.ti.com/packaging.




Figure 25. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 25 should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documents, see the following:

- "Absolute Maximum Ratings for Soldering" (SNOA549).
- "Common Data Transmission Parameters and their Definitions", Application Note AN-912, (SNLA036)
- "How to Optimize Clock Distribution in PCle Applications" on the Texas Instruments E2E community forum.
- LMK00338EVM User's Guide (SNAU155).
- "Semiconductor and IC Package Thermal Metrics" (SPRA953).

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

2-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Giy	(2)	(6)	(3)		(4/5)	
LMK00338RTAR	ACTIVE	WQFN	RTA	40	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	K00338	Samples
LMK00338RTAT	ACTIVE	WQFN	RTA	40	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	K00338	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


2-Aug-2014


n no event shall TI's liability aris	ing out of such information exceed the total	purchase price of the TI part(s) at	t issue in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Aug-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00338RTAR	WQFN	RTA	40	1000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
LMK00338RTAT	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

www.ti.com 2-Aug-2014




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00338RTAR	WQFN	RTA	40	1000	367.0	367.0	38.0
LMK00338RTAT	WQFN	RTA	40	250	213.0	191.0	55.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com