

CDCDLP223 SCAS836-DECEMBER 2006

## 3.3 V Clock Synthesizer for DLP™ Systems

### FEATURES


- High-Performance Clock Synthesizer
- Uses a 20 MHz Crystal Input to Generate Multiple Output Frequencies
- Integrated Load Capacitance for 20 MHz
  Oscillator Reducing System Cost
- All PLL Loop Filter Components are Integrated
- Generates the Following Clocks:
  - REF CLK 20 MHz (Buffered)
  - XCG CLK 100 MHz With SSC
  - DMD CLK 200-400 MHz With Selectable SSC
- Very Low Period Jitter Characteristic:
  - ±100 ps at 20 MHz Output
  - ±75 ps at 100 MHz and 200–400 MHz Outputs
- Includes Spread-Spectrum Clocking (SSC), With Down Spread for 100 MHz and Center Spread for 200–400 MHz
- HCLK Differential Outputs for the 100 MHz and the 200–400 MHz Clock
- Operates From Single 3.3-V Supply
- Packaged in TSSOP20
- Characterized for the Industrial Temperature Range -40°C to 85°C
- ESD Protection Exceeds JESD22
- 2000-V Human-Body Model (A114-C) MIL-STD-883, Method 3015

### **TYPICAL APPLICATIONS**

• Central Clock Generator for DLP<sup>™</sup> Systems

### DESCRIPTION

The CDCDLP223 is a PLL-based high performance clock synthesizer that is optimized for use in DLP<sup>™</sup> systems. It uses a 20 MHz crystal to generate the fundamental frequency and derives the frequencies for the 100 MHz HCLK and the 300 MHz HCLK output. Further, the CDCDLP223 generates a buffered copy of the 20 MHz Crystal Oscillator Frequency at the 20 MHz output terminal.



The 100 MHz HCLK output provides the reference clock for the XDR Clock Generator (CDCD5704). Spread-spectrum clocking with 0.5% down spread, which reduces Electro Magnetic Interference (EMI), is applied in the default configuration. The spread-spectrum clocking (SSC) is turned on and off via the serial control interface.

The 300 MHz HCLK output provides a 200-400 MHz clock signal for the DMD Control Logic of the DLP<sup>TM</sup> Control ASIC. Frequency selection in 20 MHz steps is possible via the serial control interface. Spread-spectrum clocking with  $\pm 1.0\%$  or  $\pm 1.5\%$  center spread is applied, which can be disabled via the serial control interface

The CDCDLP223 features a fail safe start-up circuit, which enables the PLLs only if a sufficient supply voltage is applied and a stable oscillation is delivered from the crystal oscillator. After the crystal start-up time and the PLL stabilization time, all outputs are ready for use.


The CDCDLP223 works from a single 3.3-V supply and is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CDCDLP223 SCAS836-DECEMBER 2006 TEXAS INSTRUMENTS www.ti.com

#### FUNCTIONAL BLOCK DIAGRAM



#### **TERMINAL FUNCTIONS**

TERMINAL	PIN	TYPE	DESCRIPTION
XIN	1	I	Crystal oscillator input for 20-MHz crystal in parallel resonance
XOUT	2	0	Crystal oscillator output for 20-MHz crystal in parallel resonance
SDATA	9	I/O Open drain	Data I/O, 2-wire serial interface controller, internal 1-M $\Omega$ pullup
SCLK	10	I Interface Clock	Clock input, 2-wire serial interface controller, internal 1-M $\Omega$ pullup
20 MHz	5	O LVTTL	Clock output, 20 MHz (buffered output from crystal oscillator)
100 MHz	18	O HCLK	Clock output for XDR clock generator
100 MHz	17	O HCLK	Clock output for XDR clock generator
300 MHz	14	O HCLK	Clock output for DMD system
300 MHz	13	O HCLK	Clock output for DMD system
VDD	4,11,19	Power	3.3 V Power supply
VSS	3,6,12,15,16	Ground	Ground
IREF	20	O R <sub>REF</sub> to GND	IREF pin for HCLK output drive-current biasing
EN	7	I LVTTL	Output enable, 20 MHz, 100 MHz and 200–400 MHz outputs, 150 k $\Omega$ pullup, default = logic high
IDO	8	I LVTTL	Sets 2-wire serial interface ID address bit A0, 150 k $\Omega$ pull-up resistor, default = logic high

#### Table 1. EN Pin (20 MHz, 100 MHz and 300 MHz Clocks)

EN PIN	DESCRIPTION
1	All HCLK outputs, and 20-MHz outputs enabled, detailed device configurations are determined by 2-wire serial interface settings.
0	All HCLK = true Hi-Z, both PLLs are powered down and 20-MHz output in Hi-Z and Crystal Oscillator disabled, EN overrides 2-wire serial interface settings.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
V <sub>DD</sub>	Supply voltage range	-0.5 to 4.6	V
VI	Input voltage range <sup>(2)</sup>	-0.5 to VDD + 0.5	V
Vo	Output voltage range <sup>(2)</sup>	-0.5 to VDD + 0.5	V
	Input current ( $V_I < 0$ , $V_I > V_{DD}$ )	±20	mA
I <sub>O</sub>	Continuous output current	±17.5	mA
Tstg	Storage temperature range	-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### PACKAGE THERMAL IMPEDANCE FOR TSSOP20 PACKAGE<sup>(1)</sup>

Airflow (Ifm)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)	θ <sub>JB</sub> (°C/W)	Ψ <sub>JT</sub> (°C/W)
0	83.0	32	54	0.25
150	77.9	-	-	
250	75.4	-	-	
500	71.4	-	_	

 The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
$V_{DD}$	Supply voltage	3.0	3.3	3.6	V
$V_{\text{IH}}$	High level input voltage SDATA and SCLK	$0.7\times V_{\text{DD}}$		$V_{DD}$	V
V <sub>IL</sub>	Low level input voltage SDATA and SCLK	-0.15		$0.3  imes V_{DD}$	V
VIL	Low level input voltage LVTTL			0.8	V
VI	thresh Input Voltage threshold LVTTL		1.40		V
VIH	High level input voltage LVTTL	2.0			V
I <sub>OH</sub>	High-level output current LVTTL			-8	mA
I <sub>OL</sub>	Low-level output current LVTTL			8	mA
I <sub>OH</sub>	High-level output current HCLK/HCLK			-20	mA
I <sub>OL</sub>	Low-level output current HCLK/HCLK			0	mA
t <sub>PU</sub>	Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05		500	ms

### **RECOMMENDED CRYSTAL SPECIFICATION<sup>(1)</sup>**

		MIN	NOM	MAX	UNIT
f <sub>xtal</sub>	Crystal input frequency (fundamental)		20		MHz
ESR	Effective series resistance			100	Ω
P <sub>drive</sub>	Maximum power handling (drive level)	100			μW
CL	Load capacitance		20		pF

(1) See DLP<sup>™</sup> Control ASIC DDP2230 datasheet for additional requirements.

SCAS836-DECEMBER 2006

## TIMING REQUIREMENTS<sup>(1)</sup>

over recommended ranges of supply voltage, load and operating free air temperature

	PARAMETER	MIN	TYP MAX	UNIT
XIN, XOUT	REQUIREMENTS			
f <sub>XIN</sub>	Frequency of crystal attached to XIN, XOUT, with C <sub>L</sub> = 20 pF (2 $\times$ 40 pF) on-die capacitance		20	MHz
2 WIRE SE	RIAL INTERFACE REQUIREMENTS STANDARD MODE			
f <sub>SCLK</sub>	SCLK frequency	0	100	kHz
t <sub>h(START)</sub>	START hold time (see Figure 1)	4.0		μs
t <sub>w(SCLL)</sub>	SCLK low-pulse duration (see Figure 1)	4.7		μs
t <sub>w(SCLH)</sub>	SCLK high-pulse duration (see Figure 1)	4.0		μs
t <sub>su(START)</sub>	START setup time (see Figure 1)	4.7		μs
t <sub>h(SDATA)</sub>	SDATA hold time (see Figure 1)	0	3.45	μs
t <sub>su(SDATA)</sub>	SDATA setup time (see Figure 1)	250		ns
t <sub>r(SDATA)</sub>	SCLK / SDATA input rise time (see Figure 1)		1000	ns
t <sub>f(SDATA)</sub>	SCLK / SDATA input fall time (see Figure 1)		300	ns
t <sub>su(STOP)</sub>	STOP setup time (see Figure 1)	4.0		μs
t <sub>BUS</sub>	Bus free time	4.7		μs
2 WIRE SE	RIAL INTERFACE REQUIREMENTS FAST MODE	· · · · ·		
f <sub>SCLK</sub>	SCLK frequency	0	400	kHz
t <sub>h(START)</sub>	START hold time (see Figure 1)	0.6		μs
t <sub>w(SCLL)</sub>	SCLK low-pulse duration (see Figure 1)	1.3		μs
t <sub>w(SCLH)</sub>	SCLK high-pulse duration (see Figure 1)	0.6		μs
t <sub>su(START)</sub>	START setup time (see Figure 1)	0.6		μs
t <sub>h(SDATA)</sub>	SDATA hold time (see Figure 1)	0	0.9	μs
t <sub>su(DATA)</sub>	SDATA setup time (see Figure 1)	100		ns
t <sub>r(SDATA)</sub>	SCLK / SDATA input rise time (see Figure 1)	20	300	ns
t <sub>f(SDATA)</sub>	SCLK / SDATA input fall time (see Figure 1)	20	300	ns
t <sub>su(STOP)</sub>	STOP setup time (see Figure 1)	0.6		μs
t <sub>BUS</sub>	Bus free time	1.3		μs

(1) The CDCDLP223 2-wire serial interface in Send-Mode meets both  $I^2C$  and SMBus set up time  $t_{su}$  and hold time  $t_h$  requirements.

### **APPLICATION INFORMATION**




Figure 1. Timing Diagram, Serial Control Interface




Figure 2. Typical CDCDLP223 Application

## PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCDLP223PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCDLP223PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated



# Authorized Distribution Brand :



## Website :

Welcome to visit www.ameya360.com

# Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
  - Direct +86 (21) 6401-6692
  - Email amall@ameya360.com
  - QQ 800077892
  - Skype ameyasales1 ameyasales2

## > Customer Service :

Email service@ameya360.com

## > Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com