



January 2015

## FAN3111 — Single 1A High-Speed, Low-Side Gate Driver

### Features

- 1.4 A Peak Sink / Source at  $V_{DD} = 12\text{ V}$
- 1.1 A Sink / 0.9 A Source at  $V_{OUT} = 6\text{ V}$
- 4.5 to 18 V Operating Range
- FAN3111C Compatible with FAN3100C Footprint
- Two Input Configurations:
- Dual CMOS Inputs Allow Configuration as Non-Inverting or Inverting with Enable Function
- Single Non-Inverting, Low-Voltage Input for Compatibility with Low-Voltage Controllers
- Small Footprint Facilitates Distributed Drivers for Parallel Power Devices
- 15 ns Typical Delay Times
- 9 ns Typical Rise / 8 ns Typical Fall times with 470 pF Load
- 5-Pin SOT23 Package
- Rated from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Ambient

### Applications

- Switch-Mode Power Supplies
- Synchronous Rectifier Circuits
- Pulse Transformer Driver
- Logic to Power Buffer
- Motor Control

### Description

The FAN3111 1A gate driver is designed to drive an N-channel enhancement-mode MOSFET in low-side switching applications.

Two input options are offered: FAN3111C has dual CMOS inputs with thresholds referenced to  $V_{DD}$  for use with PWM controllers and other input-signal sources that operate from the same supply voltage as the driver. For use with low-voltage controllers and other input-signal sources that operate from a lower supply voltage than the driver, that supply voltage may also be used as the reference for the input thresholds of the FAN3111E. This driver has a single, non-inverting, low-voltage input plus a DC input  $V_{XREF}$  for an external reference voltage in the range 2 to 5 V.

The FAN3111 is available in a lead-free finish industry-standard 5-pin SOT23.




Figure 1. FAN3111C (Top View)




Figure 2. FAN3111E (Top View)

## Ordering Information

Part Number	Input Threshold	Package	Packing Method	Quantity per Reel
FAN3111CSX	CMOS	5-Pin SOT23	Tape & Reel	3,000
FAN3111ESX	External	5-Pin SOT23	Tape & Reel	3,000

## Thermal Characteristics<sup>(1)</sup>

Package	$\Theta_{JL}$ <sup>(2)</sup>	$\Theta_{JT}$ <sup>(3)</sup>	$\Theta_{JA}$ <sup>(4)</sup>	$\Psi_{JB}$ <sup>(5)</sup>	$\Psi_{JT}$ <sup>(6)</sup>	Units
5-Pin SOT23	58	102	161	53	6	°C/W

### Notes:

- Estimates derived from thermal simulation; actual values depend on the application.
- $\Theta_{JL}$  ( $\Theta_{JL}$ ): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- $\Theta_{JT}$  ( $\Theta_{JT}$ ): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- $\Theta_{JA}$  ( $\Theta_{JA}$ ): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2S2P board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- $\Psi_{JB}$  ( $\Psi_{JB}$ ): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the MLP-8 package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC-8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- $\Psi_{JT}$  ( $\Psi_{JT}$ ): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.

## Pin Definitions

Pin #	Name	Description
1	VDD	<b>Supply Voltage.</b> Provides power to the IC.
2	GND	<b>Ground.</b> Common ground reference for input and output circuits.
3	IN+	<b>Non-Inverting Input.</b> Connect to VDD to enable output.
4	IN–	<b>FAN3111C Inverting Input.</b> Connect to GND to enable output.
	XREF	<b>FAN3111E External Reference Voltage.</b> Reference for input thresholds, 2 V to 5 V.
5	OUT	<b>Gate Drive Output.</b> Held low unless required inputs are present.

## Output Logic with Dual-Input Configuration

IN+	IN–	OUT
0 <sup>(7)</sup>	0	0
0 <sup>(7)</sup>	1 <sup>(7)</sup>	0
1	0	1
1	1 <sup>(7)</sup>	0

### Note:

- Default input signal if no external connection is made.

## Block Diagrams




Figure 3. FAN3111C Simplified Block Diagram




Figure 4. FAN3111E Simplified Block Diagram

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V <sub>DD</sub>	VDD to GND		-0.3	20.0	V
V <sub>IN</sub>	Voltage on IN to GND	FAN3111C	-0.3	V <sub>DD</sub> + 0.3	V
		FAN3111E	-0.3	V <sub>XREF</sub> +0.3	V
V <sub>XREF</sub>	Voltage on XREF to GND	FAN3111E	-0.3	5.5	V
V <sub>OUT</sub>	Voltage on OUT to GND		-0.3	V <sub>DD</sub> +0.3	V
T <sub>L</sub>	Lead Soldering Temperature (10 Seconds)			+260	°C
T <sub>J</sub>	Junction Temperature			+150	°C
T <sub>STG</sub>	Storage Temperature		-65	+150	°C

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Max.	Unit
V <sub>DD</sub>	Supply Voltage Range		4.5	18.0	V
V <sub>IN</sub>	Input Voltage IN	FAN3111C	0	V <sub>DD</sub>	V
		FAN3111E	0	V <sub>XREF</sub>	V
V <sub>XREF</sub>	External Reference Voltage XREF	FAN3111E	2.0	5.0	V
T <sub>A</sub>	Operating Ambient Temperature		-40	+125	°C

## Electrical Characteristics

Unless otherwise noted,  $V_{DD} = 12\text{ V}$ ,  $V_{XREF} = 3.3\text{ V}$ ,  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ . Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Supply</b>						
$V_{DD}$	Operating Range		4.5		18.0	V
$I_{DD}$	Static Supply Current	Inputs Not Connected		5	10	$\mu\text{A}$
<b>Inputs (FAN3111C)</b>						
$V_{IL\_C}$	IN Logic, Low-Voltage Threshold		30	38		$\%V_{DD}$
$V_{IH\_C}$	IN Logic, High-Voltage Threshold			55	70	$\%V_{DD}$
$I_{INL}$	IN Current, Low	IN from 0 to $V_{DD}$	-1		175	$\mu\text{A}$
$I_{INH}$	IN Current, High	IN from 0 to $V_{DD}$	-175		1	$\mu\text{A}$
$V_{HYS\_C}$	Input Hysteresis Voltage			17		$\%V_{DD}$
<b>Inputs (FAN3111E)</b>						
$V_{IL\_E}$	IN Logic, Low-Voltage Threshold		25	30		$\%V_{XREF}$
$V_{IH\_E}$	IN Logic, High-Voltage Threshold			50	60	$\%V_{XREF}$
$I_{INL}$	IN Current, Low	IN from 0 to $V_{XREF}$	-1		50	$\mu\text{A}$
$I_{INH}$	IN Current, High	IN from 0 to $V_{XREF}$	-50		1	$\mu\text{A}$
$V_{HYS\_E}$	Input Hysteresis Voltage			20		$\%V_{XREF}$
<b>Output</b>						
$I_{SINK}$	OUT Current, Mid-Voltage, Sinking <sup>(8)</sup>	OUT at $V_{DD}/2$ , $C_{LOAD} = 47\text{nF}$ , $f = 1\text{KHz}$		1.1		A
$I_{SOURCE}$	OUT Current, Mid-Voltage, Sourcing <sup>(8)</sup>	OUT at $V_{DD}/2$ , $C_{LOAD} = 47\text{nF}$ , $f = 1\text{KHz}$		-0.9		A
$I_{PK\_SINK}$	OUT Current, Peak, Sinking <sup>(8)</sup>	$C_{LOAD} = 47\text{nF}$ , $f = 1\text{KHz}$		1.4		A
$I_{PK\_SOURCE}$	OUT Current, Peak, Sourcing <sup>(8)</sup>	$C_{LOAD} = 47\text{nF}$ , $f = 1\text{KHz}$		-1.4		A
$t_{RISE}$	Output Rise Time <sup>(9)</sup>	$C_{LOAD} = 470\text{pF}$		9	18	ns
$t_{FALL}$	Output Fall Time <sup>(9)</sup>	$C_{LOAD} = 470\text{pF}$		8	17	ns
$t_{D1}, t_{D2}$	Output Prop. Delay <sup>(9)</sup>	<b>FAN3111C:</b> 0 - 12V <sub>IN</sub> , 1V/ns Slew Rate <b>FAN3111E:</b> 0 - 3.3V <sub>IN</sub> , 1V/ns Slew Rate		15	30	ns
$I_{RVS}$	Output Reverse Current Withstand <sup>(8)</sup>			250		mA

### Notes:

8. Not tested in production.

9. See Timing diagrams.

## Timing Diagrams




Figure 5. Non-Inverting Waveforms




Figure 6. Inverting Waveforms

## Typical Performance Characteristics

Typical characteristics are provided at 25°C,  $V_{DD} = 12\text{ V}$ , and  $V_{XREF} = 3.3\text{ V}$  unless otherwise noted.




Figure 7.  $I_{DD}$  (Static) vs. Supply Voltage




Figure 8.  $I_{DD}$  (Static) vs. Supply Voltage




Figure 9.  $I_{DD}$  (No-Load) vs. Frequency




Figure 10.  $I_{DD}$  (No-Load) vs. Frequency




Figure 11.  $I_{DD}$  (470pF Load) vs. Frequency




Figure 12.  $I_{DD}$  (470pF Load) vs. Frequency

## Typical Performance Characteristics

Typical characteristics are provided at 25°C,  $V_{DD} = 12\text{ V}$ , and  $V_{XREF} = 3.3\text{ V}$  unless otherwise noted.




Figure 13.  $I_{DD}$  (Static) vs. Temperature




Figure 14.  $I_{DD}$  (Static) vs. Temperature




Figure 15. Input Thresholds vs. Supply Voltage




Figure 16. Input Threshold vs. XREF Voltage




Figure 17. Input Thresholds % vs. Supply Voltage




Figure 18. Input Threshold vs. Temperature



## Typical Performance Characteristics

Typical characteristics are provided at 25°C,  $V_{DD} = 12\text{ V}$ , and  $V_{XREF} = 3.3\text{ V}$  unless otherwise noted.




Figure 19. Input Threshold vs. Temperature




Figure 20. Propagation Delay vs. Supply Voltage




Figure 21. Propagation Delay vs. Supply Voltage




Figure 22. Propagation Delay vs. Supply Voltage




Figure 23. Propagation Delay vs. Temperature




Figure 24. Propagation Delays vs. Temperature

## Typical Performance Characteristics

Typical characteristics are provided at 25°C,  $V_{DD} = 12\text{ V}$ , and  $V_{XREF} = 3.3\text{ V}$  unless otherwise noted.




Figure 25. Propagation Delays vs. Temperature




Figure 26. Fall Time vs. Supply Voltage




Figure 27. Rise Time vs. Supply Voltage




Figure 28. Rise and Fall Time vs. Temperature




Figure 29. Rise and Fall Waveforms (470pF)




Figure 30. Quasi-Static Source Current ( $V_{DD}=12\text{ V}$ )

## Typical Performance Characteristics

Typical characteristics are provided at 25°C,  $V_{DD} = 12\text{ V}$ , and  $V_{XREF} = 3.3\text{ V}$  unless otherwise noted.




Figure 31. Quasi-Static Sink Current ( $V_{DD}=12\text{V}$ )




Figure 32. Quasi-Static Source Current ( $V_{DD}=8\text{V}$ )




Figure 33. Quasi-Static Sink Current ( $V_{DD}=8\text{V}$ )




Figure 34. Quasi-Static  $I_{OUT} / V_{OUT}$  Test Circuit

## Applications Information

The FAN3111 offers CMOS- or logic-level-compatible input thresholds. In the FAN3111C, the logic input thresholds are dependent on the  $V_{DD}$  level and, with  $V_{DD}$  of 12 V, the logic rising-edge threshold is approximately 55% of  $V_{DD}$  and the input falling-edge threshold is approximately 38% of  $V_{DD}$ . The CMOS input configuration offers a hysteresis voltage of approximately 17% of  $V_{DD}$ . The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input-voltage hysteresis window. This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

In the FAN3111E, the input thresholds are dependent on the  $V_{XREF}$  voltage that typically is chosen between 2V and 5 V. This range of  $V_{XREF}$  allows compatibility with TTL and other logic levels up to 5 V by connecting the XREF pin to the same source as the logic circuit that drives the FAN3111E input stage. The logic rising edge threshold is approximately 50% of  $V_{XREF}$  and the input falling-edge threshold is approximately 30% of  $V_{XREF}$ . The TTL-like input configuration offers a hysteresis voltage of approximately 20% of  $V_{XREF}$ .

## Startup Operation

The FAN3111 internal logic is optimized to drive ground referenced N-channel MOSFETs as  $V_{DD}$  supply voltage rises during startup operation. As  $V_{DD}$  rises from 0V to approximately 2 V, the OUT pin is held LOW by an internal resistor, regardless of the state of the input pins. When the internal circuitry becomes active at approximately 2 V, the output assumes the state commanded by the inputs.

Figure 35 illustrates FAN3111C startup operation with  $V_{DD}$  increasing from 0 to 12 V, with the output commanded to the low level (IN+ and IN- tied to ground). Note that OUT is held LOW to maintain an N-channel MOSFET in the OFF state.




Figure 35. FAN3111C Startup Operation

Figure 36 illustrates startup operation as  $V_{DD}$  increases from 0 to 12 V with the output commanded to the high level (IN+ tied to  $V_{DD}$ , IN- tied to GND). This configuration might not be suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would attempt to turn the P-channel MOSFET on with low  $V_{DD}$  levels.




Figure 36. Startup Operation as  $V_{DD}$  Increases

Figure 37 illustrates FAN3111E startup operation with the output commanded to the low level (IN+ tied to ground) and the voltage on XREF ramped from 0 to 3.3 V.




Figure 37. FAN3111E Startup Operation

## MillerDrive™ Gate Drive Technology

FAN3111 drivers incorporate the MillerDrive architecture shown in Figure 38 for the output stage, a combination of bipolar and MOS devices capable of providing large currents over a wide range of supply-voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between  $1/3$  to  $2/3$   $V_{DD}$  and the MOS devices pull the output to the high or low rail.

The purpose of the MillerDrive architecture is to speed up switching by providing the highest current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process. For applications with zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched on.

The output-pin slew rate is determined by  $V_{DD}$  voltage and the load on the output. It is not user adjustable, but if a slower rise or fall time at the MOSFET gate is needed, a series resistor can be added.




Figure 38. MillerDrive™ Output Architecture

### $V_{DD}$ Bypass Capacitor Guidelines

To enable this IC to turn a power device on quickly, a local, high-frequency, bypass capacitor  $C_{BYP}$  with low ESR and ESL should be connected between the  $V_{DD}$  and GND pins with minimal trace length. This capacitor is in addition to bulk electrolytic capacitance of 10  $\mu F$  to 47  $\mu F$  often found on driver and controller bias circuits.

A typical criterion for choosing the value of  $C_{BYP}$  is to keep the ripple voltage on the  $V_{DD}$  supply  $\leq 5\%$ . Often this is achieved with a value  $\geq 20$  times the equivalent load capacitance  $C_{EQV}$ , defined here as  $Q_{gate}/V_{DD}$ . Ceramic capacitors of 0.1  $\mu F$  to 1  $\mu F$  or larger are common choices, as are dielectrics, such as X5R and X7R, which have good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of  $C_{BYP}$  may be increased to 50-100 times the  $C_{EQV}$  or  $C_{BYP}$  may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10 nF, mounted closest to the  $V_{DD}$  and GND pins to carry the higher-frequency components of the current pulses.

### Layout and Connection Guidelines

The FAN3111 incorporates fast reacting input circuits, short propagation delays, and output stages capable of delivering current peaks over 1 A to facilitate voltage transition times from under 10 ns to over 100 ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and power ground paths separate from logic input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds.

- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve high-speed switching, while reducing the loop area that can radiate EMI to the driver inputs and other surrounding circuitry.
- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output re-triggering. These effects can be especially obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads. For best results, make connections to all pins as short and direct as possible.
- The turn-on and turn-off current paths should be minimized as discussed in the following sections.

Figure 39 shows the pulsed gate-drive current path when the gate driver is supplying gate charge to turn the MOSFET on. The current is supplied from the local bypass capacitor,  $C_{BYP}$ , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized  $C_{BYP}$  acts to contain the high peak-current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.




Figure 39. Current Path for MOSFET Turn-On

Figure 40 shows the current path when the gate driver turns the MOSFET off. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.




Figure 40. Current Path for MOSFET Turn-Off


## Truth Table of Logic Operation

The FAN3111 truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic low signal. If the IN- pin is connected to logic high, a disable function is realized, and the driver output remains low regardless of the state of the IN+ pin.

**Table 1. FAN3111 Truth Table**


IN+	IN-	OUT
0	0	0
0	1	0
1	0	1
1	1	0

In the non-inverting driver configuration in Figure 41, the IN- pin is tied to ground and the input signal (PWM) is applied to the IN+ pin. The IN- pin can be connected to logic high to disable the driver and the output remains low, regardless of the state of the IN+ pin.



**Figure 41. Dual-Input Driver Enabled, Non-Inverting Configuration**

In the inverting driver application shown in Figure 42, the IN+ pin is tied high. Pulling the IN+ pin to GND forces the output low, regardless of the state of the IN- pin.



**Figure 42. Dual-Input Driver Enabled, Inverting Configuration**

## Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of three components;  $P_{GATE}$ ,  $P_{QUIESCENT}$ , and  $P_{DYNAMIC}$ :

$$P_{total} = P_{gate} + P_{Dynamic} \quad (1)$$

**Gate Driving Loss:** The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate-source voltage,  $V_{GS}$ , with gate charge,  $Q_G$ , at switching frequency,  $f_{sw}$ , is determined by:

$$P_{GATE} = Q_G \cdot V_{GS} \cdot f_{sw} \quad (2)$$

**Dynamic Pre-drive / Shoot-through Current:** A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull-up / pull-down resistors, can be obtained using the graphs in Figure 11 and Figure 12 in Typical Performance Characteristics to determine the current  $I_{DYNAMIC}$  drawn from  $V_{DD}$  under actual operating conditions:

$$P_{DYNAMIC} = I_{DYNAMIC} \cdot V_{DD} \quad (3)$$

Once the power dissipated in the driver is determined, the driver junction temperature rise with respect to the device lead can be evaluated using thermal equation:

$$T_J = P_{TOTAL} \theta_{JL} + T_C \quad (4)$$

where:

$T_J$  = driver junction temperature;

$\theta_{JL}$  = thermal resistance from junction to lead; and

$T_L$  = lead temperature of device in application.

The power dissipated in a gate-drive circuit is independent of the drive-circuit resistance and is split proportionately among the resistances present in the driver, any discrete series resistor present, and the gate resistance internal to the power switching MOSFET. Power dissipated in the driver may be estimated using the following equation:

$$P_{PKG} = P_{TOTAL} \left( \frac{R_{OUT,Driver}}{R_{OUT,DRIVER} + R_{EXT} + R_{GATE,FET}} \right) \quad (5)$$

where:

$P_{PKG}$  = power dissipated in the driver package;

$R_{OUT,DRIVER}$  = estimated driver impedance derived from  $I_{OUT}$  vs.  $V_{OUT}$  waveforms;

$R_{EXT}$  = external series resistance connected between the driver output and the gate of the MOSFET; and

$R_{GATE,FET}$  = resistance internal to the load MOSFET gate and source connections.





Table 2. Related Products




Part Number	Type	Gate Drive <sup>(10)</sup> (Sink/Src)	Input Threshold	Logic	Package
FAN3111C	Single 1A	+1.1 A / -0.9 A	CMOS	Single Channel of Dual-Input/Single-Output	SOT23-5
FAN3111E	Single 1A	+1.1 A / -0.9 A	External <sup>(11)</sup>	Single Non-Inverting Channel with External Reference	SOT23-5
FAN3100C	Single 2A	+2.5A / -1.8A	CMOS	Single Channel of Two-Input/One-Output	SOT23-5, MLP6
FAN3100T	Single 2A	+2.5A / -1.8A	TTL	Single Channel of Two-Input/One-Output	SOT23-5, MLP6
FAN3226C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3226T	Dual 2A	+2.4A / -1.6A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3227C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3227T	Dual 2A	+2.4A / -1.6A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3228C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
FAN3228T	Dual 2A	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
FAN3229C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
FAN3229T	Dual 2A	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
FAN3268T	Dual 2A	+2.4A / -1.6A	TTL	18V Half-Bridge Driver: Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
FAN3223C	Dual 4A	+4.3A / -2.8A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3223T	Dual 4A	+4.3A / -2.8A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3224C	Dual 4A	+4.3A / -2.8A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3224T	Dual 4A	+4.3A / -2.8A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
FAN3225C	Dual 4A	+4.3A / -2.8A	CMOS	Dual Channels of Two-Input/One-Output	SOIC8, MLP8
FAN3225T	Dual 4A	+4.3A / -2.8A	TTL	Dual Channels of Two-Input/One-Output	SOIC8, MLP8
FAN3121C	Single 9A	+9.7A / -7.1A	CMOS	Single Inverting Channel + Enable	SOIC8, MLP8
FAN3121T	Single 9A	+9.7A / -7.1A	TTL	Single Inverting Channel + Enable	SOIC8, MLP8
FAN3122T	Single 9A	+9.7A / -7.1A	CMOS	Single Non-Inverting Channel + Enable	SOIC8, MLP8
FAN3122C	Single 9A	+9.7A / -7.1A	TTL	Single Non-Inverting Channel + Enable	SOIC8, MLP8

**Notes:**10. Typical currents with OUT at 6V and  $V_{DD} = 12V$ .

11. Thresholds proportional to an externally supplied reference voltage.



REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
A	RELEASE TO DOCUMENT CONTROL	11208	12/07/96
B	REDRAW PER CURRENT STANDARD	11531	07/31/96
C	REDRAW AS PER JEDEC NEW ISSUE FROM A TO B. CHANGE DRAWING TEMPLATE FROM LANDSCAPE TO PORTRAIT. CHANGE DIMENSION UNIT FROM INCHES TO MILLIMETERS.		
4	CHANGED BOTTOM VIEW TO TOP VIEW. REMOVED DATE FROM NOTES, ADDED NOTE C, CHANGED FONT STYLE		27 JUNE 07
5	BODY THICKNESS, TERMINAL THICKNESS, PACKAGE HEIGHT ADJUSTED TO MEET JEDEC STD		17 JULY 07



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MO-178, ISSUE B, VARIATION AA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) MA05Brev5

APPROVALS		DATE	<div>FAIRCHILD</div> <div>SEMICONDUCTOR™</div>	
DRAWN:		17 JULY 07		
CHECKED:		19 JULY 07	<div>5LD,SOT23,JEDEC</div> <div>MO-178,1.6MM</div>	
APPROVED:				
<div>PROJECTION</div>			SCALE	REV
			NA	5
			SIZE	
			NA	
			DRAWING NUMBER	
			MKT-MA05B	
			FORMERLY: N/A	SHEET: 1 OF 1



## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	F-PFS™	OPTOPLANAR®	SYSTEM GENERAL®
AttitudeEngine™	FRFET®	PowerTrench®	TinyBoost®
Awinda®	Global Power Resource™	PowerXS™	TinyBuck™
AX-CAP®*	GreenBridge™	Programmable Active Droop™	TinyCalc™
BitSiC™	Green FPS™	QFET®	TinyLogic®
Build it Now™	Green FPS™ e-Series™	QS™	TINYOPTO™
CorePLUS™	Gmax™	Quiet Series™	TinyPower™
CorePOWER™	GTO™	RapidConfigure™	TinyPWM™
CROSSVOLT™	IntelliMAX™	Saving our world, 1mW/W/kW at a time™	TinyWire™
CTL™	ISOPLANAR™	SignalWise™	TranSiC™
Current Transfer Logic™	Making Small Speakers Sound Louder and Better™	SmartMax™	TriFault Detect™
DEUXPEED®	MegaBuck™	SMART START™	TRUECURRENT®*
Dual Cool™	MICROCOUPLER™	Solutions for Your Success™	μSerDes™
EcoSPARK®	MicroFET™	SPM®	SerDes®
EfficientMax™	MicroPak™	STEALTH™	UHC®
ESBC™	MicroPak2™	SuperFET®	Ultra FRFET™
F <sup>®</sup>	MillerDrive™	SuperSOT™-3	UniFET™
Fairchild®	MotionMax™	SuperSOT™-6	VCX™
Fairchild Semiconductor®	MotionGrid®	SuperSOT™-8	VisualMax™
FACT Quiet Series™	MTI®	SupreMOS®	VoltagePlus™
FACT®	MTX®	SyncFET™	XS™
FAST®	MVN®	Sync-Lock™	Xsens™
FastvCore™	mWSaver®		仙童™
FETBench™	OptoHit™		
FPS™	OPTOLOGIC®		

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://www.fairchildsemi.com). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I73

# AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit [www.ameya360.com](http://www.ameya360.com)

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd  
Minhang District, Shanghai , China

➤ Sales :

Direct     +86 (21) 6401-6692  
Email       amall@ameya360.com  
QQ          800077892  
Skype       ameyasales1 ameyasales2

➤ Customer Service :

Email       service@ameya360.com

➤ Partnership :

Tel          +86 (21) 64016692-8333  
Email       mkt@ameya360.com