

# IEEE 802.3at PoE High-Power PD Interface

Check for Samples: TPS2378

#### **FEATURES**


- IEEE 802.3at Type-2 Hardware Classification with Status Flag
- Adapter Priority Input
- DC/DC Converter Enable
- Robust 100 V, 0.5 Ω Hotswap MOSFET
- · Operating Current up to 850 mA
- 1A (Typical) Operating Current Limit
- 15 kV/8 kV System-level ESD Capability
- PowerPAD™ SO-8 Package

#### **APPLICATIONS**

- IEEE 802.3at-compliant Devices
- Video and VoIP Telephones
- Multiband Access Points
- Security Cameras
- · Pico-base Stations
- Forced, Four-Pair, High Power Devices (SLVA625)

#### **DESCRIPTION**

This 8-pin integrated circuit contains all of the features needed to implement an IEEE802.3at type-2 powered device (PD). The low  $0.5~\Omega$  internal switch resistance, combined with the enhanced thermal dissipation of the PowerPAD<sup>TM</sup> package, enables this controller to continuously handle up to 0.85~A. The TPS2378 features an auxiliary power detect (APD) input, providing priority for an external power adapter. It also features a 100 V pass transistor, 140 mA inrush current limiting, type-2 indication, auto-retry fault protection, and an open-drain power-good output.






Figure 1. Typical Application

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### PRODUCT INFORMATION(1)

DEVICE	T <sub>A</sub>	PACKAGE	MARKING
TPS2378	–40°C to 85°C	DDA (SO-8 PowerPad™)	2378

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

# ABSOLUTE MAXIMUM RATINGS(1)

over recommended T<sub>J</sub> range; voltages with respect to V<sub>VSS</sub> (unless otherwise noted)

		VA	LUE	UNIT	
		MIN	MAX		
	V <sub>DD</sub> , DEN	-0.3	100		
Input voltage	RTN <sup>(2)</sup>	-0.6	100		
	CLS <sup>(3)</sup>	-0.3	6.5	V	
	APD to RTN	-0.3	19		
	[CDB, T2P] to RTN	-0.3	100		
Sinking current	RTN <sup>(4)</sup>	Internal	Internally limited		
	CDB, T2P		5	mA	
	DEN		1		
Sourcing current	CLS		65	mA	
	Human body model		2	kV	
ESD	Charged device model		500	V	
	System level (contact/air) <sup>(5)</sup>		8/15	kV	
T <sub>JMAX</sub>	Maximum junction temperature	Internal	ly limited	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) With  $I_{(RTN)} = 0$
- (3) Do not apply voltages to these pins
- (4) SOA limited to RTN = 80 V at 1.2 A.
- (5) Discharges applied to circuit of Figure 1 between RJ-45, adapter, and output voltage rails per EN61000-4-2, 1999.

#### THERMAL INFORMATION

		TPS2378	
	THERMAL METRIC <sup>(1)</sup>	SO-8 PowerPad™	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	45.9	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	51.9	
$\theta_{JB}$	Junction-to-board thermal resistance	28.8	9 <b>0</b> // //
ΨЈТ	Junction-to-top characterization parameter	8.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	28.7	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	6.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range and voltages with respect to V<sub>SS</sub> (unless otherwise noted)

		MIN	NOM MA	λX	UNIT
	RTN, VDD	0		57	
Input voltage range	APD to RTN	0		18	V
	CDB, T2P to RTN	0		57	
Cipling ourrent	RTN		0.	85	Α
Sinking current	CDB, T2P			2	mA
Resistance	CLS <sup>(1)</sup>	60			Ω
Junction temperature		-40	1	25	°C

<sup>(1)</sup> Voltage should not be externally applied to this pin.

#### **ELECTRICAL CHARACTERISTICS**

 $40~V \le V_{VDD} \le 57~V,~R_{DEN} = 24.9~k\Omega,~V_{CDB},~V_{CLS},~and~V_{T2P}~open;~V_{APD} = V_{RTN};~-40^{\circ}C \le T_{J} \le 125^{\circ}C.$  Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to  $V_{VSS}$  unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DETECT	ION (DEN)		1			
	Bias current	DEN open, $V_{VDD}$ = 10.1 V, Measure I <sub>SUPPLY</sub> (VDD, RTN, DEN), Not in mark	3	4.8	12	μΑ
		Measure I <sub>SUPPLY</sub> (VDD, RTN, DEN), V <sub>DD</sub> = 1.4 V	53.8	56.5	58.3	
	Detection current	Measure $I_{SUPPLY}(VDD, RTN, DEN), V_{DD} = 10.1 V$ , Not in mark	395	410	417	μA
	Disable threshold	DEN falling	3	3.7	5	V
$V_{PD\_DIS}$	Hysteresis		50	113	200	mV
AUXILIA	RY POWER DETECTION (AP	D)				
VARDEN		V <sub>APD</sub> rising, measure to V <sub>RTN</sub>	1.40	1.50	1.60	V
V <sub>APDH</sub>	Voltage threshold	Hysteresis, measure to V <sub>RTN</sub>	0.27	0.30	0.33	V
	Sinking current	V <sub>(APD-RTN)</sub> = 5 V, measure I <sub>APD</sub>	1	1.73	3	μΑ
CLASSIF	FICATION (CLS)					
		13 V ≤ V <sub>VDD</sub> ≤ 21 V, Measure IV <sub>DD</sub> + I <sub>DEN</sub> + I <sub>RTN</sub>				
	Classification current	R <sub>CLS</sub> = 1270 Ω	1.8	2.17	2.6	
I <sub>CLS</sub>		$R_{CLS} = 243 \Omega$	9.9	10.6	11.2	
		$R_{CLS} = 137 \Omega$	17.6	18.6	19.4	mA
		$R_{CLS} = 90.9 \Omega$	26.5	27.9	29.3	
		$R_{CLS} = 63.4 \Omega$	38	39.9	42.0	
V <sub>CL_ON</sub>		V <sub>VDD</sub> rising, I <sub>CLS</sub> ↑	11.9	12.5	13.0	
V <sub>CL_H</sub>	Class lower threshold	Hysteresis	1.4	1.6	1.7	V
V <sub>CU_ON</sub>		V <sub>VDD</sub> rising, I <sub>CLS</sub> ↓	21	22	23	
V <sub>CU_H</sub>	Class upper threshold	Hysteresis	0.5	0.78	0.9	V
V <sub>MSR</sub>	Mark reset threshold	V <sub>VDD</sub> falling	3	3.9	5	V
	Mark state resistance	2-point measurement at 5 V and 10.1 V	6	10	12	kΩ
	Leakage current	$V_{VDD}$ = 57 V, $V_{CLS}$ = 0 V, measure $I_{CLS}$			1	μA
PASS DE	EVICE (RTN)				-	
r <sub>DS(on)</sub>	On resistance		0.2	0.42	0.75	Ω
	Input bias current	$V_{VDD} = V_{RTN} = 30 \text{ V, measure } I_{RTN}$			30	μΑ
	Current limit	V <sub>RTN</sub> =1.5 V	0.85	1	1.2	Α
	Inrush current limit	$V_{RTN} = 2 \text{ V}, V_{VDD}: 20 \text{ V} \rightarrow 48 \text{ V}$	100	140	180	mA
	Inrush termination	Percentage of inrush current	80%	90%	99%	
	Foldback threshold	V <sub>RTN</sub> rising	11	12.3	13.6	V




## **ELECTRICAL CHARACTERISTICS (continued)**

 $40~V \le V_{VDD} \le 57~V,~R_{DEN} = 24.9~k\Omega,~V_{CDB},~V_{CLS},~and~V_{T2P}~open;~V_{APD} = V_{RTN};~-40^{\circ}C \le T_{J} \le 125^{\circ}C.$  Positive currents are into pins. Typical values are at 25°C. All voltages are with respect to  $V_{VSS}$  unless otherwise noted.

CONVERTER DISABLE (CDB)  Output low voltage $V_{CDB} - V_{RTN}$ , $V_{CDB} = 2 \text{ mA}$ , $V_{RTN} = 2 \text{ V}$ , $V_{DD}$ : $20 \text{ V} \rightarrow 48 \text{ V}$ Leakage current $V_{CDB} = 57 \text{ V}$ , $V_{RTN} = 0 \text{ V}$ TYPE 2 PSE INDICATION (T2P) $V_{T2P}$ Output low voltage $V_{T2P} = 2 \text{ mA}$ , after 2-event classification and inrush is complete, $V_{RTN} = 0 \text{ V}$ Leakage current $V_{T2P} = 57 \text{ V}$ , $V_{RTN} = 0 \text{ V}$ UVLO $V_{UVLO} = V_{VDD} = V_{V$	0.27	0.50	μs
Output low voltage $ \begin{array}{c} \text{Measure V}_{\text{CDB}} - \text{V}_{\text{RTN}}, \text{I}_{\text{CDB}} = 2 \text{ mA}, \\ \text{V}_{\text{RTN}} = 2 \text{ V}, \text{V}_{\text{DD}} : 20 \text{ V} \rightarrow 48 \text{ V} \\ \\ \text{Leakage current} & \text{V}_{\text{CDB}} = 57 \text{ V}, \text{V}_{\text{RTN}} = 0 \text{ V} \\ \\ \text{TYPE 2 PSE INDICATION (T2P)} \\ \\ \text{V}_{\text{T2P}} & \text{Output low voltage} & \text{I}_{\text{T2P}} = 2 \text{ mA}, \text{ after 2-event classification and inrush is complete, V}_{\text{RTN}} = 0 \text{ V} \\ \\ \text{Leakage current} & \text{V}_{\text{T2P}} = 57 \text{ V}, \text{V}_{\text{RTN}} = 0 \text{ V} \\ \\ \text{UVLO} \\ \\ \text{UVLO} & \text{Ising threshold} & \text{V}_{\text{VDD}} \text{ rising} \\ \\ \text{UVLO falling threshold} & \text{V}_{\text{VDD}} \text{ falling} \\ \\ \text{V}_{\text{VDD}} \text{ falling} \\ \\ \text{Solution} & \text{Solution} \\ \\ \text{Solution} & \text$	0.27	0.50	V
$V_{RTN} = 2 \text{ V, } V_{DD}\text{: } 20 \text{ V} \rightarrow 48 \text{ V}$ $\text{Leakage current} \qquad V_{CDB} = 57 \text{ V, } V_{RTN} = 0 \text{ V}$ $\text{TYPE 2 PSE INDICATION (T2P)}$ $V_{T2P} \qquad \text{Output low voltage} \qquad I_{T2P} = 2 \text{ mA, after 2-event classification and inrush is complete, } V_{RTN} = 0 \text{ V}$ $\text{Leakage current} \qquad V_{T2P} = 57 \text{ V, } V_{RTN} = 0 \text{ V}$ $\text{UVLO}$ $V_{UVLO_R} \qquad \frac{\text{UVLO rising threshold}}{\text{UVLO falling threshold}} \qquad V_{VDD} \text{ falling}$ $36.3  3.3  $	0.27	0.50	V
TYPE 2 PSE INDICATION (T2P) $V_{T2P}$ Output low voltage $I_{T2P} = 2 \text{ mA}$ , after 2-event classification and inrush is complete, $V_{RTN} = 0 \text{ V}$ Leakage current $V_{T2P} = 57 \text{ V}$ , $V_{RTN} = 0 \text{ V}$ UVLO       UVLO rising threshold $V_{VDD}$ rising       UVLO falling threshold $V_{VDD}$ falling       30.5     30.5			'n
$V_{T2P}  \text{Output low voltage}  \begin{aligned} & I_{T2P} = 2 \text{ mA, after 2-event classification and inrush is} \\ & complete, V_{RTN} = 0 \text{ V} \end{aligned}$ $\text{Leakage current}  V_{T2P} = 57 \text{ V, } V_{RTN} = 0 \text{ V}$ $\text{UVLO}$ $V_{UVLO_R}  \frac{\text{UVLO rising threshold}}{\text{UVLO falling threshold}}  V_{VDD} \text{ rising} $ $V_{VDD} \text{ falling}  36.3 \text{ 3}$		10	μΑ
$V_{T2P} \qquad \text{Output low voltage} \qquad \text{complete, } V_{RTN} = 0 \text{ V}$ $\text{Leakage current} \qquad V_{T2P} = 57 \text{ V, } V_{RTN} = 0 \text{ V}$ $\text{UVLO}$ $V_{UVLO_R} \qquad \text{UVLO rising threshold} \qquad V_{VDD} \text{ rising} \qquad \qquad 36.3  3  3  3  3  3  3  3  3  3 $			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.26	0.60	٧
$V_{\text{UVLO}\_R}$ UVLO rising threshold $V_{\text{VDD}}$ rising 36.3 3 UVLO falling threshold $V_{\text{VDD}}$ falling 30.5 3		10	μΑ
$V_{\text{UVLO_R}}$ UVLO falling threshold $V_{\text{VDD}}$ falling 30.5			
OVEO raining threshold V <sub>VDD</sub> raining 30.5	38.1	40.0	V
Vingo II IIVI O hysteresis	32.0	33.6	V
VOVLO_H C V Z O Try otto roote	6.1		V
THERMAL SHUTDOWN			
Shutdown T <sub>J</sub> ↑ 135	145		• • • • • • • • • • • • • • • • • • • •
Hysteresis <sup>(1)</sup>	20		°C
BIAS CURRENT		*	
Operating current 40 V ≤ V <sub>VDD</sub> ≤ 57 V	285	500	μΑ

(1) Parameters provided for reference only, and do not constitute part of TI published specifications for purposes of TI product warranty.



# **PIN FUNCTIONS**

NAME	NO.	I/O	DESCRIPTION
$V_{DD}$	1	Ι	Connect to positive PoE input power rail. Bypass with 0.1 $\mu F$ to $V_{SS}$ .
DEN	2	I/O	Connect 24.9 k $\Omega$ to V <sub>DD</sub> for detection. Pull to V <sub>SS</sub> disable pass MOSFET.
CLS	3	0	Connect resistor from CLS to V <sub>SS</sub> to program classification current.
V <sub>SS</sub>	4		Connect to negative power rail derived from PoE source.
RTN	5		Drain of PoE pass MOSFET.
CDB	6	0	Active low, open-drain converter disable output, referenced to RTN.
T2P	7	0	Active low indicates type 2 PSE connected or APD active.
APD	8	Ι	Raise 1.5 V above RTN to disable pass MOSFET and force T2P active.
Pad			The PowerPad™ must be connected to V <sub>SS</sub> . A large fill area is required to assist in heat dissipation.






Figure 2. Functional Block Diagram

#### **DETAILED PIN DESCRIPTION**

The following descriptions refer to the schematic of Figure 1 and Figure 2.

APD (Auxiliary Power Detect): This pin is used in applications that may draw power either from the Ethernet cable or from an auxiliary power source. A voltage of more than about 1.5 V on the APD pin relative to RTN turns off the internal pass MOSFET, disables the CLS output, and enables the T2P output. A resistor divider  $(R_{APD1}-R_{APD2}$  in Figure 1) provides system-level ESD protection for the APD pin, discharges leakage from the blocking diode  $(D_A$  in Figure 1) and provides input voltage supervision to ensure that switch-over to the auxiliary voltage source does not occur at excessively low voltages. If not used, connect APD to RTN.

**CDB** (Converter Disable Bar): This active low output is pulled to RTN when the device is in inrush current limiting. It remains in a high impedance state at all other times. This pin is an open-drain output, and it may require a pullup resistor or other interface to the downstream load. CDB may be left open if it is not used.

 ${\it CLS}$ : An external resistor (R<sub>CLS</sub> in Figure 1) connected between the CLS pin and V<sub>SS</sub> provides a classification signature to the PSE. The controller places a voltage of approximately 2.5 V across the external resistor whenever the voltage differential between V<sub>DD</sub> and VSS lies between about 10.9 V and 22 V. The current drawn by this resistor, combined with the internal current drain of the controller and any leakage through the internal pass MOSFET, creates the classification current. Table 1 lists the external resistor values required for each of the PD power ranges defined by IEEE802.3at. The maximum average power drawn by the PD, plus the power supplied to the downstream load, should not exceed the maximum power indicated in Table 1. Holding APD high disables the classification signature.

High-power PSEs may perform two classification cycles if Class 4 is presented on the first cycle.



**Table 1. Class Resistor Selection** 

CLASS	MINIMUM POWER AT PD (W)	MAXIMUM POWER AT PD (W)	RESISTOR R <sub>CLS</sub> $(\Omega)$
0	0.44	13	1270
1	0.44	3.84	243
2	3.84	6.49	137
3	6.49	13	90.9
4	13	25.5	63.4

**DEN** (Detection and Enable): This pin implements two separate functions. A resistor ( $R_{DEN}$  in Figure 1) connected between  $V_{DD}$  and DEN generates a detection signature whenever the voltage differential between  $V_{DD}$  and  $V_{SS}$  lies between approximately 1.4 and 10.9V. Beyond this range, the controller disconnects this resistor to save power. For applications that wish to comply with the requirements of IEEE802.3at, the external resistance should equal 24.9 k $\Omega$ .

If the resistance connected between V<sub>DD</sub> and DEN is divided into two roughly equal portions, then the application circuit can disable the PD by grounding the tap point between the two resistances. This action simultaneously spoils the detection signature and thereby signals the PSE that the PD no longer requires power.

*RTN*: This pin provides the negative power return path for the load. Once  $V_{DD}$  exceeds the UVLO threshold, the internal pass MOSFET pulls RTN to  $V_{SS}$ . Inrush limiting prevents the RTN current from exceeding about 140 mA until the bulk capacitance ( $C_{BULK}$  in Figure 1) is fully charged. Inrush ends when the RTN current drops below about 125 mA. The RTN current is subsequently limited to about 1 A. CDB pulls low to signal the downstream load that the bulk capacitance is fully charged. If RTN ever exceeds about 12 V for longer than 800  $\mu$ s, then the TPS2378 returns to inrush limiting.

T2P (Type-2 PSE Indicator): The controller pulls this pin to RTN whenever type-2 hardware classification has been observed or the APD pin is pulled high. The T2P output will return to a high-impedance state if the part enters thermal shutdown, the pass MOSFET enters inrush limiting, or if a type-2 PSE was not detected and the voltage on APD drops below its threshold. The circuitry that watches for type-2 hardware classification latches its result when the  $V_{DD}$ -to- $V_{SS}$  voltage differential rises above the upper classification threshold. This circuit resets when the  $V_{DD}$ -to- $V_{SS}$  voltage differential drops below the mark reset threshold. The T2P pin can be left unconnected if it is not used.

 $V_{DD}$ : This pin connects to the positive side of the input supply. It provides operating power to the PD controller and allows monitoring of the input line voltage.

 $V_{SS}$ . This is the input supply negative rail that serves as a local ground. The PowerPad<sup>TM</sup> must be connected to this pin to ensure proper operation.

#### **PowerPAD**

The PowerPAD is internally connected to  $V_{SS}$ . It should be tied to a large  $V_{SS}$  copper area on the PCB to provide a low resistance thermal path to the circuit board. It is recommended that a clearance of 0.025" be maintained between  $V_{SS}$  and high-voltage signals such as  $V_{DD}$ .



#### **TYPICAL CHARACTERISTICS**




Figure 3. Detection Bias Current vs PoE Voltage




Figure 5. APD Threshold Voltage vs Temperature




Figure 7. Classification Upper Threshold vs Temperature




Figure 4. Detection Resistance vs PoE Voltage




Figure 6. Classification Lower Threshold vs Temperature






Figure 8. Mark Reset Threshold vs Temperature








# **TYPICAL CHARACTERISTICS (continued)**








Figure 16. UVLO Falling Threshold vs Temperature



#### **DETAILED DESCRIPTION**

#### **PoE OVERVIEW**

The following text is intended as an aid in understanding the operation of the TPS2378 but not as a substitute for the IEEE 802.3at standard. The IEEE 802.3at standard is an update to IEEE 802.3-2008 clause 33 (PoE), adding high-power options and enhanced classification. Generally speaking, a device compliant to IEEE 802.3-2008 is referred to as a type 1 device, and devices with high power and enhanced classification will be referred to as type 2 devices. Standards change and should always be referenced when making design decisions.

The IEEE 802.3at standard defines a method of safely powering a PD (powered device) over a cable by power sourcing equipment (PSE), and then removing power if a PD is disconnected. The process proceeds through an idle state and three operational states of detection, classification, and operation. The PSE leaves the cable unpowered (idle state) while it periodically looks to see if something has been plugged in; this is referred to as detection. The low power levels used during detection are unlikely to damage devices not designed for PoE. If a valid PD signature is present, the PSE may inquire how much power the PD requires; this is referred to as classification. The PSE may then power the PD if it has adequate capacity.

Type 2 PSEs are required to do type 1 hardware classification plus a (new) data-layer classification, or an enhanced type 2 hardware classification. Type 1 PSEs are not required to do hardware or data link layer (DLL) classification. A type 2 PD must do type 2 hardware classification as well as DLL classification. The PD may return the default, 13W current-encoded class, or one of four other choices. DLL classification occurs after power-on and the Ethernet data link has been established.

Once started, the PD must present a maintain power signature (MPS) to assure the PSE that it is still present. The PSE monitors its output for a valid MPS, and turns the port off if it loses the MPS. Loss of the MPS returns the PSE to the idle state. Figure 17 shows the operational states as a function of PD input voltage. The upper half is for IEEE 802.3-2008, and the lower half shows specific differences for IEEE 802.3at. The dashed lines in the lower half indicate these are the same (e.g., Detect and Class) for both.




Figure 17. Threshold Voltages

www.ti.com

The PD input, typically an RJ-45 eight-lead connector, is referred to as the power interface (PI). PD input requirements differ from PSE output requirements to account for voltage drops and operating margin. The standard allots the maximum loss to the cable regardless of the actual installation to simplify implementation. IEEE 802.3-2008 was designed to run over infrastructure including ISO/IEC 11801 class C (CAT3 per TIA/EIA-568) that may have had AWG 26 conductors. IEEE 802.3at type 2 cabling power loss allotments and voltage drops have been adjusted for 12.5  $\Omega$  power loops per ISO/IEC11801 class D (CAT5 or higher per TIA/EIA-568, typically AWG #24 conductors). Table 2 shows key operational limits broken out for the two revisions of the standard.

Table 2. Comparison of Operational Limits

	POWER LOOP	PSE OUTPUT	PSE STATIC OUTPUT	PD INPUT	STATIC PD INPUT VOLTAGE		
STANDARD	RESISTANCE (max)	POWER (min)	VOLTAGE (min)	POWER (max)	POWER ≤ 13W	POWER > 13W	
IEEE802.3at-2008 802.3at (Type 1)	20 Ω	15.4W	44V	13W	37V – 57V	N/A	
802.3at (Type 2)	12.5Ω	30W	50V	25.5W	37V – 57V	42.5V – 57V	

The PSE can apply voltage either between the RX and TX pairs (pins 1–2 and 3–6 for 10baseT or 100baseT), or between the two spare pairs (4–5 and 7–8). Power application to the same pin combinations in 1000baseT systems is recognized in IEEE 802.3at. 1000baseT systems can handle data on all pairs, eliminating the spare pair terminology. The PSE may only apply voltage to one set of pairs at a time. The PD uses input diode bridges to accept power from any of the possible PSE configurations. The voltage drops associated with the input bridges create a difference between the standard limits at the PI and the TPS2378 specifications.

A compliant type 2 PD has power management requirements not present with a type 1 PD. These requirements include the following:


- 1. Must interpret type 2 hardware classification,
- 2. Must present hardware class 4,
- 3. Must implement DLL negotiation,
- 4. Must behave like a type 1 PD during inrush and startup,
- 5. Must not draw more than 13W for 80ms after the PSE applies operating voltage (power-up),
- 6. Must not draw more than 13W if it has not received a type 2 hardware classification or received permission through DLL,
- 7. Must meet various operating and transient templates, and
- 8. Optionally monitor for the presence or absence of an adapter (assume high power).

As a result of these requirements, the PD must be able to dynamically control its loading, and monitor T2P for changes. In cases where the design needs to know specifically if an adapter is plugged in and operational, the adapter should be individually monitored, typically with an optocoupler.

#### **Threshold Voltages**

The TPS2378 has a number of internal comparators with hysteresis for stable switching between the various states. Figure 18 relates the parameters in the Electrical Characteristics section to the PoE states. The mode labeled Idle between Classification and Operation implies that the DEN, CLS, and RTN pins are all high impedance. The state labeled Mark, which is drawn in dashed lines, is part of the new type 2 hardware class state machine.





Note: Variable names refer to Electrical Characteristic Table parameters

Figure 18. Threshold Voltages

## **PoE Startup Sequence**

The waveforms of Figure 19 demonstrate detection, classification, and startup from a PSE with type 2 hardware classification. The key waveforms shown are  $V_{(VDD-VSS)}$ ,  $V_{(RTN-VSS)}$ , and IPI. IEEE 802.3at requires a minimum of two detection levels, two class and mark cycles, and startup from the second mark event.  $V_{RTN}$  to  $V_{SS}$  falls as the TPS2378 charges  $C_{BULK}$  following application of full voltage. In Figure 19, de-assertion of the CDB signal is delayed and used to enable load current as seen in the  $I_{Pl}$  waveform.




Figure 19. Startup

#### **Detection**

The TPS2378 pulls DEN to  $V_{SS}$  whenever  $V_{(VDD-VSS)}$  is below the lower classification threshold. When the input voltage rises above  $V_{CL\_ON}$ , the DEN pin goes to an open-drain condition to conserve power. While in detection, RTN is high impedance, and almost all the internal circuits are disabled. An  $R_{DEN}$  of 24.9 k $\Omega$  (±1%), presents the correct signature. It may be a small, low-power resistor since it only sees a stress of about 5 mW. A valid PD detection signature is an incremental resistance (  $\Delta V$  /  $\Delta I$  ) between 23.7 k $\Omega$  and 26.3 k $\Omega$  at the PI.

The detection resistance seen by the PSE at the PI is the result of the input bridge resistance in series with the parallel combination of  $R_{DEN}$  and internal  $V_{DD}$  loading. The input diode bridge's incremental resistance may be hundreds of ohms at the low currents drawn when 2.7 V is applied to the PI. The input bridge resistance is partially compensated by the TPS2378 effective resistance during detection.

www.ti.com

The type 2 hardware classification protocol of IEEE 802.3at specifies that a type 2 PSE drops its output voltage into the detection range during the classification sequence. The PD is required to have an incorrect detection signature in this condition, which is referred to as a mark event (see Figure 19). After the first mark event, the TPS2378 will present a signature less than 12 k $\Omega$  until it has experienced a  $V_{(VDD-VSS)}$  voltage below the mark reset threshold ( $V_{MSR}$ ). This is explained more fully under Hardware Classification.

#### **Hardware Classification**

Hardware classification allows a PSE to determine a PD's power requirements before powering, and helps with power management once power is applied. Type 2 hardware classification permits high power PSEs and PDs to determine whether the connected device can support high-power operation. A type 2 PD presents class 4 in hardware to indicate that it is a high-power device. A type 1 PSE will treat a class 4 device like a class 0 device, allotting 13 W if it chooses to power the PD. A PD that receives a 2-event class understands that it is powered from a high-power PSE and it may draw up to 25.5 W immediately after the 80 ms startup period completes. A type 2 PD that does not receive a 2-event hardware classification may choose to not start, or must start in a 13 W condition and request more power through the DLL after startup. The standard requires a type 2 PD to indicate that it is underpowered if this occurs. Startup of a high-power PD under 13 W implicitly requires some form of powering down sections of the application circuits.

The maximum power entries in Table 1 determine the class the PD must advertise. The PSE may disconnect a PD if it draws more than its stated Class power, which may be the hardware class or a lower DLL-derived power level. The standard permits the PD to draw limited current peaks that increase the instantaneous power above the Table 1 limit, however the average power requirement always applies.

The TPS2378 implements two-event classification. Selecting an  $R_{CLS}$  of 63.4  $\Omega$  provides a valid type 2 signature. TPS2378 may be used as a compatible type 1 device simply by programming class 0–3 per Table 1. DLL communication is implemented by the Ethernet communication system in the PD and is not implemented by the TPS2378.

The TPS2378 disables classification above  $V_{\text{CU\_ON}}$  to avoid excessive power dissipation. CLS voltage is turned off during PD thermal limiting or when APD or DEN is active. The CLS output is inherently current limited, but should not be shorted to  $V_{\text{SS}}$  for long periods of time.

Figure 20 shows how classification works for the TPS2378. Transition from state-to-state occurs when comparator thresholds are crossed (see Figure 17 and Figure 18). These comparators have hysteresis, which adds inherent memory to the machine. Operation begins at idle (unpowered by PSE) and proceeds with increasing voltage from left to right. A 2-event classification follows the (heavy lined) path towards the bottom, ending up with a latched type 2 decode along the lower branch that is highlighted. This state results in a low T2P during normal operation. Once the valid path to type 2 PSE detection is broken, the input voltage must transition below the mark reset threshold to start anew.






Figure 20. Two-Event Class Internal States

#### **Inrush and Startup**

IEEE 802.3at has a startup current and time limitation, providing type 2 PSE compatibility for type 1 PDs. A type 2 PSE limits output current to between 400 mA and 450 mA for up to 75 ms after power-up (applying "48 V" to the PI) in order to mirror type 1 PSE functionality. The type 2 PSE will support higher output current after 75 ms. The TPS2378 implements a 140 mA inrush current, which is compatible with all PSE types. A high-power PD must limit its converter startup peak current. The operational current cannot exceed 400 mA for a period of 80 ms or longer. This requirement implicitly requires some form of powering down sections of the application circuits.

#### **Maintain Power Signature**

The MPS is an electrical signature presented by the PD to assure the PSE that it is still present after operating voltage is applied. A valid MPS consists of a minimum dc current of 10 mA (or a 10 mA pulsed current for at least 75 ms every 325 ms) and an ac impedance lower than 26.3 k $\Omega$  in parallel with 0.05  $\mu$ F. The ac impedance is usually accomplished by the minimum operating  $C_{BULK}$  requirement of 5  $\mu$ F. When either APD or DEN is used to force the hotswap switch off, the dc MPS will not be met. A PSE that monitors the dc MPS will remove power from the PD when this occurs. A PSE that monitors only the ac MPS may remove power from the PD.

#### **Startup and Converter Operation**

The internal PoE UVLO (Under Voltage Lock Out) circuit holds the hotswap switch off before the PSE provides full voltage to the PD. This prevents the downstream converter circuits from loading the PoE input during detection and classification. The converter circuits will discharge  $C_{BULK}$  while the PD is unpowered. Thus  $V_{(VDD-RTN)}$  will be a small voltage just after full voltage is applied to the PD, as seen in Figure 19. The PSE drives the PI voltage to the operating range once it has decided to power up the PD. When  $V_{VDD}$  rises above the UVLO turnon threshold ( $V_{UVLO_R}$ , ~38 V) with RTN high, the TPS2378 enables the hotswap MOSFET with a ~140 mA (inrush) current limit as seen in Figure 21. The CDB pin is active while  $C_{BULK}$  charges and  $V_{RTN}$  falls from  $V_{VDD}$  to nearly  $V_{VSS}$ . Additional loading applied between  $V_{VDD}$  and  $V_{RTN}$  during the inrush state may prevent successful PD and subsequent converter start up. Once the inrush current falls about 10% below the inrush current limit, the PD current limit switches to the operational level (~1000 mA) and CDB is de-asserted to allow downstream converter circuitry to start. In Figure 21, T2P is active when a type 2 PSE is plugged in.






Figure 21. Power Up and Start

#### **PD Hotswap Operation**

IEEE 802.3at has taken a new approach to PSE output limiting. A type 2 PSE must meet an output current vs. time template with specified minimum and maximum sourcing boundaries. The peak output current may be as high as 50 A for 10 µs or 1.75 A for 75 ms. This makes robust protection of the PD device even more important than it was in IEEE 802.3-2008.

The internal hotswap MOSFET is protected against output faults and input voltage steps with a current limit and deglitched (time-delay filtered) foldback. An overload on the pass MOSFET engages the current limit, with  $V_{(RTN-VSS)}$  rising as a result. If  $V_{(RTN-VSS)}$  rises above ~12 V for longer than ~800  $\mu$ s, the current limit reverts to the inrush value. The 800  $\mu$ s deglitch feature prevents momentary transients from causing a PD reset, provided that recovery lies within the bounds of the hotswap and PSE protection. Figure 22 shows an example of the RTN current profile during  $V_{DD}$  to RTN short circuit. The hotswap MOSFET goes into current limit, causing the RTN voltage to increase. Once  $V_{RTN}$  exceeds 12V,  $I_{RTN}$  which was clamped to the current limit drops to the level of inrush current limit after 800 $\mu$ s. The inrush current limit is re-established when  $V_{(VDD-VSS)}$  drops below UVLO.




Figure 22. Response to PD Output Short Circuit



The PD control has a thermal sensor that protects the internal hotswap MOSFET. Conditions like startup or operation into a V<sub>DD</sub>-to-RTN short cause high power dissipation in the MOSFET. An over-temperature shutdown (OTSD) turns off the hotswap MOSFET and class regulator, which are restarted after the device cools. The hotswap MOSFET will be re-enabled with the inrush current limit when exiting from an over-temperature event. Pulling DEN to VSS during powered operation causes the internal hotswap MOSFET to turn off. This feature allows a PD with option three ORing per Figure 23 to achieve adapter priority.

The hotswap switch will be forced off under the following conditions:

- 1. V<sub>APD</sub> above V<sub>APDEN</sub> (~1.5 V),
- 2.  $V_{(DEN VSS)} < V_{PD-DIS}$  when  $V_{(VDD-VSS)}$  is in the operational range,
- 3. PD is over-temperature, or
- 4. 4. V<sub>(DEN -VSS)</sub> < PoE UVLO falling threshold (~32 V).

### Startup and Power Management, CDB and T2P

CDB (converter disable) is an active-low pin that indicates when the internal hotswap MOSFET is in inrush limiting. CDB de-asserts when inrush is over and can be used to enable a downstream converter to start up. Common interfaces to the converter controller include the soft start or enable pins.

T2P (type 2 PSE) is an active-low multifunction pin that indicates if

[(PSE = Type\_2) or  $(1.5 \text{ V} < \text{V}_{APD})$ ] and (pd current limit  $\neq$  Inrush).

The APD term allows the PD to operate from an adapter at high-power if a type 2 PSE is not present, assuming the adapter has sufficient capacity. Applications must monitor the state of T2P to detect power source transitions. Transitions could occur when a local power supply is added or dropped, or when a PSE is enabled on the far end. The PD may be required to adjust the load appropriately. The usage of T2P is demonstrated in Figure 1.

In order for a type 2 PD to operate at less than 13 W for the first 80 ms after power application, the various delays must be estimated and used by the application controller to meet the requirement. The bootup time of many application processors may be long enough to eliminate the need to do any timing.

#### **Adapter ORing**

Many PoE-capable devices are designed to operate from either a wall adapter or PoE power. A local power solution adds cost and complexity, but allows a product to be used if PoE is not available in a particular installation. While most applications only require that the PD operate when both sources are present, the TPS2378 supports forced operation from either of the power sources. Figure 23 illustrates three options for diode ORing external power into a PD. Only one option would be used in any particular design. Option 1 applies power to the TPS2378 PoE input, option 2 applies power between the TPS2378 PoE section and the power circuit, and option 3 applies power to the output side of the converter. Each of these options has advantages and disadvantages. Many of the basic ORing configurations and much of the discussion contained in the application note *Advanced Adapter ORing Solutions* using the TPS23753 (literature number SLVA306), apply to the TPS2378 incorporating a DC/DC converter.

Product Folder Links: TPS2378

Copyright © 2012-2013, Texas Instruments Incorporated






Figure 23. Oring Configurations

The IEEE standards require that the Ethernet cable be isolated from ground and all other system potentials. The adapter must meet a minimum 1500 Vac dielectric withstand test between the output and all other connections for ORing options 1 and 2. The adapter only needs this isolation for option 3 if it is not provided by the converter.

Adapter ORing diodes are shown for all the options to protect against a reverse voltage adapter, a short on the adapter input pins, or damage to a low-voltage adapter. ORing is sometimes accomplished with a MOSFET in option 3.

#### Using DEN to Disable PoE

The DEN pin may be used to turn the PoE hotswap switch off by pulling it to V<sub>SS</sub> while in the operational state, or to prevent detection when in the idle state. A low voltage on DEN forces the hotswap MOSFET off during normal operation. Additional information is available in the *Advanced Adapter ORing Solutions* using the TPS23753 (literature number SLVA306) application report.

#### **ORing Challenges**

Preference of one power source presents a number of challenges. Combinations of adapter output voltage (nominal and tolerance), power insertion point, and which source is preferred determine solution complexity. Several factors adding to the complexity are the natural high-voltage selection of diode ORing (the simplest method of combining sources), the current limit implicit in the PSE, and PD inrush and protection circuits (necessary for operation and reliability). Creating simple and seamless solutions is difficult, if not impossible, for many of the combinations. However, the TPS2378 offers several built-in features that simplify some combinations.

Several examples demonstrate the limitations inherent in ORing solutions. Diode ORing a 48 V adapter with PoE (option 1) presents the problem that either source may have the higher voltage. A blocking switch would be required to assure that one source dominates. A second example combines a 12 V adapter with PoE using option 2. The converter draws approximately four times the current at 12 V from the adapter than it does from PoE at 48 V. Transition from PoE power to adapter may demand more current than can be supplied by the PSE. The converter must be turned off while the C<sub>BULK</sub> capacitance charges, with a subsequent converter restart at the higher voltage and lower input current. A third example involves the loss of the MPS when running from the adapter, causing the PSE to remove power from the PD. If ac power is then lost, the PD will stop operating until the PSE detects and powers the PD.



#### **APPLICATION INFORMATION**

#### Input Bridges and Schottky Diodes

Using Schottky diodes instead of PN junction diodes for the PoE input bridges will reduce the power dissipation in these devices by about 30%. There are, however, some things to consider when using them. The IEEE standard specifies a maximum backfeed voltage of 2.8 V. A 100 k $\Omega$  resistor is placed between the unpowered pairs and the voltage is measured across the resistor. Schottky diodes often have a higher reverse leakage current than PN diodes, making this a harder requirement to meet. To compensate, use conservative design for diode operating temperature, select lower-leakage devices where possible, and match leakage and temperatures by using packaged bridges.

Schottky diode leakage currents and lower dynamic resistances can impact the detection signature. Setting reasonable expectations for the temperature range over which the detection signature is accurate is the simplest solution. Increasing R<sub>DEN</sub> slightly may also help meet the requirement.

Schottky diodes have proven less robust to the stresses of ESD transients than PN junction diodes. After exposure to ESD, Schottky diodes may become shorted or leak. Care must be taken to provide adequate protection in line with the exposure levels. This protection may be as simple as ferrite beads and capacitors.

As a general recommendation, use 1 A or 2 A, 100 V rated discrete or bridge diodes for the input rectifiers.

#### Protection, D<sub>1</sub>

A TVS,  $D_1$ , across the rectified PoE voltage per Figure 1 must be used. A SMAJ58A, or equivalent, is recommended for general indoor applications. If an adapter is connected from  $V_{DD}$  to RTN, as in ORing option 2 above, then voltage transients caused by the input cable inductance ringing with the internal PD capacitance can occur. Adequate capacitive filtering or a TVS must limit this voltage to within the absolute maximum ratings. Outdoor transient levels or special applications require additional protection.

#### Capacitor, C<sub>1</sub>

The IEEE 802.3at standard specifies an input bypass capacitor (from  $V_{DD}$  to  $V_{SS}$ ) of 0.05  $\mu F$  to 0.12  $\mu F$ . Typically a 0.1  $\mu F$ , 100 V, 10% ceramic capacitor is used.

#### Detection Resistor, R<sub>DEN</sub>

The IEEE 802.3at standard specifies a detection signature resistance,  $R_{DEN}$  between 23.7 k $\Omega$  and 26.3 k $\Omega$ , or 25 k $\Omega$  ± 5%. A resistor of 24.9 k $\Omega$  ± 1% is recommended for  $R_{DEN}$ .

#### Classification Resistor, R<sub>CLS</sub>

Connect a resistor from CLS to  $V_{SS}$  to program the classification current according to the IEEE 802.3at standard. The class power assigned should correspond to the maximum average power drawn by the PD during operation. Select  $R_{CLS}$  according to Table 1.

For a high power design, choose class 4 and  $R_{CLS} = 63.4 \Omega$ .

#### **CDB Pin Interface**

The CDB pin can be used to inhibit converter start up by keeping the soft start pin low. Figure 24 shows an example where CDB connects to the SS pin of a UCC3809 dc/dc controller. Since CDB is an open-drain output, it will not affect the soft start capacitor charge time when it de-asserts. Another common use of the CDB pin is to enable a converter with an active-high enable input. In this case, CDB may require a pullup resistor to either  $V_{DD}$ , or to a bias supply, depending on the requirements of the controller enable pin.

Copyright © 2012–2013, Texas Instruments Incorporated Product Folder Links: *TPS*2378






Figure 24. CDB Interface

## APD Pin Divider Network, RAPD1, RAPD2

The APD pin can be used to disable the TPS2378 internal hotswap MOSFET, giving the adapter source priority over the PoE. For an example calculation, see literature number SLVA306A.

#### **T2P Pin Interface**

The T2P pin is an active-low, open-drain output which indicates that a high power source is available. An optocoupler can interface the T2P pin to circuitry on the secondary side of the converter. A high-gain optocoupler and a high-impedance (e.g., CMOS) receiver are recommended. Design of the T2P optocoupler interface can be accomplished as follows:




Figure 25. T2P Interface

1. As shown in Figure 25, let 
$$V_C = 12 \text{ V}$$
,  $V_{OUT} = 5 \text{ V}$ ,  $R_{T2P-OUT} = 10 \text{ k}\Omega$ ,  $V_{T2P-OUT} = 400 \text{ mV}$  
$$I_{T2P-OUT} = \frac{V_{OUT} - V_{T2P-OUT}}{R_{T2P-OUT}} = \frac{5 - 0.4}{10000} = 0.46 \text{ mA}$$

- 2. The optocoupler current transfer ratio, CTR, will be needed to determine R<sub>T2P</sub>. A device with a minimum CTR of 100% at 1 mA LED bias current, I<sub>T2P</sub>, is selected. Note that in practice, CTR will vary with temperature and LED bias current and aging. These variations may require some iteration using the CTR-versus- IDIODE curve on the optocoupler data sheet.

(a) The approximate forward voltage of the optocoupler diode, 
$$V_{FWLED}$$
, is 1.1 V from the data sheet.  $I_{T2P-MIN} = \frac{I_{T2P-OUT}}{CTR} = \frac{0.46 \text{ mA}}{1.00} = 0.46 \text{ mA}$ , Select  $I_{T2P} = 1 \text{ mA}$ 

$$R_{T2P} = \frac{V_C - V_{T2P} - V_{FLED}}{I_{T2P}} = \frac{12 \text{ V} - 0.26 \text{ V} - 1.1 \text{ V}}{1 \text{mA}} = 10.6 \text{ k}\Omega$$

(c) Select a 10.7 kΩ resistor

#### Thermal considerations and OTSD

Sources of nearby local PCB heating should be considered during the thermal design. Typical calculations assume that the TPS2378 is the only heat source contributing to the PCB temperature rise. It is possible for a normally operating TPS2378 device to experience an OTSD event if it is excessively heated by a nearby device.



#### Forced, Four-Pair, High Power PoE

TPS2378 can be arranged in a dual fashion to support high power, four pair operation at 51 W at the input RJ45 connector. Additional information is available in the *Dual TPS2378 PD for 51 W High Power-Four Pair PoE* (SLVA625) application report.

#### **ESD**

ESD requirements for a unit that incorporates the TPS2378 have a much broader scope and operational implications than are used in TI's testing. Unit-level requirements should not be confused with reference design testing that only validates the ruggedness of the TPS2378.

#### Layout

Printed circuit board layout recommendations are provided in the evaluation module (EVM) documentation available for this device.

#### **REVISION HISTORY**

Cł	hanges from Original (March 2012) to Revision A Page						
•	Changed the Inrush termination MAX value From: 100% To: 99%	3					
Cł	nanges from Revision A (March 2012) to Revision B	Page					
•	Added Application: Forced, Four-Pair, High Power Devices (SLVA625)	1					
•	Added Note 1 to the ELECTRICAL CHARACTERISTICS table	4					
•	Changed Table 1, MINIMUM POWER AT PD (W) Class 4 From: 12.95 To 13	5					
•	Changed Table 2, From: POWER ≤ 12.95W To: POWER ≤ 13W, From: POWER > 12.95W To POWER > 13W, and PD INPUT POWER (max) From: 12.95 W To 13W	. 11					
•	Changed Table 2, PSE Output Power for 802.3at (Type 2) From: 36W to 30W	. 11					
•	Changed text in the Detection section From: "( $\Delta$ V / $\Delta$ I ) between 23.75 k $\Omega$ and 26.25 k $\Omega$ at the PI." To: "( $\Delta$ V / $\Delta$ I ) between 23.7 k $\Omega$ and 26.3 k $\Omega$ at the PI."	. 12					
•	Added text to the Startup and Converter Operation section: "Additional loading applied between V <sub>VDD</sub> and V <sub>RTN</sub> during the inrush state may prevent successful PD and subsequent converter start up."	14					
•	Changed text in the Detection Resistor, $R_{DEN}$ section From: " $R_{DEN}$ between 23.75 k $\Omega$ and 26.25 k $\Omega$ , or 25 k $\Omega$ ± 5%. "To: " $R_{DEN}$ between 23.7 k $\Omega$ and 26.3 k $\Omega$ , or 25 k $\Omega$ ± 5%."	. 18					
•	Added section: Forced, Four-Pair, High Power PoE	. 20					

Product Folder Links: TPS2378

Copyright © 2012-2013, Texas Instruments Incorporated



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS2378DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	2378	Samples
TPS2378DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	2378	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 13-Jul-2012

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2378DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 13-Jul-2012



#### \*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS2378DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0	

# DDA (R-PDSO-G8)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com