

General Description

The MAX9892 is an audio click-and-pop eliminator for portable multimedia devices. Operating from a 1.7V to 3.6V supply, the MAX9892 connects to the output of the existing system amplifier and provides a low-impedance path to ground during startup and shutdown. The inputs INL and INR accept voltage swings from VDD to 5.5V below VDD. See the Setting the Supply Voltage section for more information. The power-up and powerdown transients are shunted to ground to prevent clicks and pops from becoming audible.


The MAX9892 features two low-impedance analog switches controlled by MUTE that opens and closes the switches. The switches are open during normal operation and have no impact on the output signal. During startup and shutdown of the amplifier, the MAX9892 can be activated to short the outputs to ground and prevent clicks and pops from pulling current through the headphones.

The MAX9892 is available in 6-bump UCSP (1mm x 1.52mm x 0.6mm) and 6-pin µDFN (2mm x 2mm x 0.75mm) packages. The MAX9892 is specified over the -40°C to +85°C temperature range.

Applications

Mobile Phones **Smart Phones** Mobile Internet Devices Portable Gaming Consoles Portable Media Players Notebook Computers

Typical Operating Circuit



Features

- ♦ Distortion-Free, Click-and-Pop Elimination
- ♦ Less than 1µA Supply Current
- ♦ 1.7V to 3.6V Single-Supply Operation
- **♦ Tiny Packages**


6-Bump UCSP (1mm x 1.52mm x 0.6mm) 6-Pin uDFN (2mm x 2mm x 0.75mm)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9892ERT+	-40°C to +85°C	6 UCSP
MAX9892ELT+	-40°C to +85°C	6 μDFN

+Denotes a lead-free/RoHS-compliant package.

Pin Configurations



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} , MUTE, SET to GND	
INL, INR to GND	(V_{DD} - 6V) to (V_{DD} + 0.3V)
Continuous Current In/Out of VDD	30mA
Continuous Current In/Out of MU	TE30mA
Continuous Current In/Out of SET	30mA
Continuous Current In/Out of INL	, INR and GND390mA
Continuous Power Dissipation (Ta	$A = +70^{\circ}C$
6-Bump UCSP (derate 3.9mW/ 6-Pin µDFN (derate 4.5mW/°C	
0-1 III pDI 14 (derate 4.5IIIVV) C	above +10 0)337.0111VV

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering)	
Reflow	+235°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VDD = 3.0V, VGND = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V_{DD}	Guaranteed by RON test	1.7		5.5	V
Recommended Supply Voltage Range	V _{DD}	(Note 2)	1.7		3.6	٧
Supply Current	IDD	$V_{DD} = 5.5V$, $T_A = +25^{\circ}C$ (Note 3)		0.6	1	μΑ
Input Voltage Range	VIN	Guaranteed by input leakage current test	V _{DD} - 5.5V		V_{DD}	٧
Turn-On Time (Figure 1)	ton	Measured from MUTE = GND and input voltage settled to 90% of its final value		130		ns
		C _{SET} = 500pF	4	10	17	
Turn-Off Time (Figure 1)	toff	C _{SET} = 50pF		1		ms
		C _{SET} = 50nF		1000		
Turn-On Time Resistor	RSET	C _{SET} = 500pF	350	800	1300	kΩ
		$V_{DD} = 3.0V$		0.3		
Switch On-Resistance	Ron	$V_{DD} = 1.7V$			2	Ω
		$V_{DD} = 5.5V$			1	
Click-and-Pop Reduction		$R_{SERIES} = 30\Omega$, $R_{LOAD} = 16\Omega$		35		dB
Input Lookage Current	lu.	$V_{IN} = V_{DD} - 5.5V, V_{DD} = 1.7V$			±1	^
Input Leakage Current	IIN	$T_A = +25$ °C $V_{IN} = V_{DD}, V_{DD} = 5.5$ V			±1	μΑ
MUTE Leakage Current	IMUTE	$V_{DD} = 5.5V$, $V_{\overline{MUTE}} = 0$ or 5.5V, $T_A = +25$ °C			±1	μΑ
MUTE Input-Voltage High	VIH		1.5			V
MUTE Input-Voltage Low	VIL				0.4	V


Note 1: All devices are 100% production tested at T_A = +25°C. All temperature limits are guaranteed by design.


Note 2: Operating within the recommended supply voltage range ensures that negative audio signals are not limited by the device. Supply voltages above the recommended supply voltage range may limit the headphone amplifier's maximum output voltage.


Note 3: Supply current is measured when switches are off.


Typical Operating Characteristics


 $(V_{DD} = 3.0V, V_{GND} = 0, T_A = +25^{\circ}C, unless otherwise noted.)$

















Pin Description

UCSP	μDFN				
BUMP	PIN	NAME	FUNCTION		
A1	1	INL	Left-Channel Input. Connect INL in between the output coupling capacitor and the headphone jack.		
A2	2	GND	Ground		
АЗ	3	INR	Right-Channel Input. Connect INR in between the output coupling capacitor and the headphone jack.		
B1	6	MUTE	Active-Low Enable		
B2	5	V_{DD}	Power Supply		
В3	4	SET	Turn-Off Time Set. Connect an external capacitor in between SET and GND to set the switch open delay; see the <i>Setting the Turn-Off Time</i> section for more information.		

Timing Diagram




Figure 1. Turn-On/Off Time

Detailed Description

The MAX9892 is the second-generation click-and-pop eliminator designed to be used with conventional headphone amplifiers. The MAX9892 works by adding a low-impedance current path from the headphone side of the DC-blocking capacitor to ground. Drive MUTE low when turning off the amplifier, and high when enabling the amplifier. A short turn-on time allows the switches in the MAX9892 to close before the DC-blocking capacitors have significantly discharged, eliminating clicks and pops at amplifier turn-off. An adjustable turn-off time allows the delay to be set to mask all clicks and pops during amplifier turn-on.

Setting the Turn-Off Time

The MAX9892 features a SET input that allows the turnoff time to be adjusted from 1ms to 1000ms to match the click-and-pop profile of the amplifier startup. The value of an external capacitor sets the switch open delay, as shown in the following equation:

$$ton(ms) = 0.02 \times Cset(pF)$$

When the headphone amplifier is enabled, the MAX9892 automatically waits the set delay time before opening the analog switches. This allows amplifier turnon click and pop to be eliminated.

Applications Information

Setting the Supply Voltage

The MAX9892 operates from 1.7V to 3.6V supply voltage. The inputs, INL and INR, accept voltage swings from V_{DD} to V_{DD} - 5.5V. The audio signal applied to a headphone is ground biased, meaning that the signal swings just as much negative as positive. Since the MAX9892 input voltage is limited to V_{DD} - 5.5V on the negative side, the voltage on V_{DD} must be set properly to pass the audio signal when the switch is open (Figure 2).

A voltage-divider can be used to scale down an available supply voltage as shown in Figure 3. The voltage-divider allows the creation of a supply voltage for the MAX9892 that is low enough to allow the negative portion of the audio signal to pass. When using large resistances for the voltage-divider, the supply current affects what resistors to use. Select R_2 between $10 k\Omega$ to $1 M\Omega$ for a given supply voltage. Use the following equation to calculate the R_1 :

$$R_1 = \frac{(V_{AMP} - V_{DD})}{I_2 + I_{DD}}$$

where V_{AMP} is the supply voltage of the amplifier, and I_2 is the current through R_2 . For a signal of $\pm 2V$ in reference to GND, the MAX9892 supply can be set from 2V to 3.5V

Selecting Series Resistors

A series resistor (RSERIES), as shown in the *Typical Operating Circuit*, is necessary to achieve optimal click-and-pop reduction. See the Click and Pop vs. RSERIES graph in the *Typical Operating Characteristics* for details on how much click-and-pop reduction to expect for a given series resistor.

Layout Considerations

Bypass V_{DD} to GND with a $0.1\mu F$ capacitor. The $0.1\mu F$ bypass capacitor should be positioned as close as possible to V_{DD}. Minimize trace length from GND to solid system ground plane to ensure optimum performance.

Refer to the MAX9892 Evaluation Kit for a proven PCB layout.




Figure 2. Proper Supply Selected for a Given Input Signal. A: Supply Voltage with a Large Signal; B: Supply Voltage with a Small Signal

_UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape-carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to Application Note 1891: *Understanding the Basics of the Wafer-Level Chip-Scale Package (WL-CSP)* at www.maximic.com/ucsp. See Figure 4 for the recommended MAX9892 PCB footprint.




Figure 3. Scaling Down the Supply Voltage with a Voltage Divider




Figure 4. PCB Footprint Recommendation Diagram


_____Chip Information

PROCESS: BICMOS

Package Information


For the latest package outline information and land patterns, go to www.maxim-ic.com/packages

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
6 UCSP	R6-1A1+1	<u>21-0228</u>
6 μDFN	L622-1	<u>21-0164</u>



Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.



Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

COMMON DIMENSIONS					
SYMBOL	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80		
A1	0.15	0.20	0.25		
A2	0.020	0.025	0.035		
D	1.95	2.05			
E	1.95	2.00	2.05		
L	0.30	0.50			
L1	0.10 REF.				

PACKAGE VARIATIONS					
PKG. CODE	N e b (N/2 -1) x				
L622-1	6	0.65 BSC	0.30±0.05	1.30 REF.	
L822-1	8	0.50 BSC	0.25±0.05	1.50 REF.	
L1022-1	10	0.40 BSC	0.20±0.03	1.60 REF.	

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
- 2. COPLANARITY SHALL NOT EXCEED 0.08mm.
 3. WARPAGE SHALL NOT EXCEED 0.10mm.
- 5. "N" IS THE TOTAL NUMBER OF LEADS.
 6. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

- 6. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 8. ONLY 8L PACKAGE COMPLIES TO JEDEC MO252.
- 9. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PHFREE (+) PACKAGE CODES.



-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com