

Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs

Check for Samples: CDCE62002

FEATURES

- Frequency Synthesizer With PLL/VCO and Partially Integrated Loop Filter
- Fully Configurable Outputs Including Frequency and Output Format
- Smart Input Multiplexer Automatically Switches Between one of two Reference Inputs.
- Multiple Operational Modes Include Clock Generation via Crystal, SERDES Startup Mode, Jitter Cleaning, and Oscillator Based Holdover Mode.
- Integrated EEPROM Determines Device Configuration at Power-up.
- Excellent Jitter Performance
- Integrated Frequency Synthesizer Including PLL, Multiple VCOs, and Loop Filter:
 - Full Programmability Facilitates Phase Noise Performance Optimization Enabling Jitter Cleaner Mode
 - Programmable Charge Pump Gain and Loop Filter Settings
 - Unique Dual-VCO Architecture Supports a Wide Tuning Range 1.750 GHz – 2.356 GHz.
- Universal Output Blocks Support up to 2 Differential, 4 Single-Ended, or Combinations of Differential or Single-Ended:
 - 0.5 ps RMS (10 kHz to 20 MHz) Output Jitter Performance
 - Low Output Phase Noise: –130 dBc/Hz at
 1 MHz offset, Fc = 491.52 MHz
 - Output Frequency Ranges From 10.94 MHz to 1.175 GHz in Synthesizer Mode
 - LVPECL, LVDS and LVCMOS
 - Independent Output Dividers Support
 Divide Ratios for 1, 2, 3, 4, 5, 8, 10, 12, 16, 20, 24 and 32.

- Flexible Inputs With Innovative Smart Multiplexer Feature:
 - Two Universal Differential Inputs Accept Frequencies from 1 MHz up to 500 MHz (LVPECL), 500 MHz (LVDS), or 250 MHz (LVCMOS).
 - One Auxiliary Input Accepts Crystals in the Range of 2MHz–42MHz
 - Clock Generator Mode Using Crystal Input
 - Smart Input Multiplexer can be Configured to Automatically Switch Between Highest Priority Clock Source Available Allowing for Fail-Safe Operation.
- Typical Power Consumption 750mW at 3.3V
- Integrated EEPROM Stores Default Settings;
 Therefore, the Device can Power up in a Known, Predefined State.
- Offered in QFN-32 Package
- ESD Protection Exceeds 2kV HBM
- Industrial Temperature Range –40°C to 85°C

APPLICATIONS

- Data Converter and Data Aggregation Clocking
- Wireless Infrastructure
- · Switches and Routers
- Medical Electronics
- Military and Aerospace
- Industrial
- Clock Generation and Jitter Cleaning



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The CDCE62002 is a high performance clock generator featuring low output jitter, a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62002 achieves jitter performance under 0.5 ps RMS⁽¹⁾. It incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes two individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (ranging from 10.94 MHz to 1.175 GHz⁽²⁾). If Both outputs are configured in single-ended mode (e.g., LVCMOS), the CDCE62002 supports up to four outputs. The input block includes one universal differential inputs which support frequencies up to 500 MHz and an auxiliary input that can be configured to connect to an external AT-Cut crystal via an on board oscillator block. The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference via the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.





Figure 1. CDCE62002 Application Example

- (1) 10 kHz to 20 MHz integration bandwidth.
- (2) Frequency range depends on operational mode and output format selected.



DEVICE INFORMATION



PIN FUNCTIONS

Table 1. CDCE62002 Pin Functions⁽¹⁾

PIN		TYPE	DESCRIPTION			
NAME	QFN	ITPE	DESCRIPTION			
VCC_OUT0	9, 12	Power	2.2V Cumply for the Output Duffers			
VCC_OUT1	13, 16	Power	3.3V Supply for the Output Buffers.			
VCC_PLLDIV	22	Power	3.3V Supply Power for the PLL circuitry.			
VCC_PLLD	4	Power	3.3V Supply Power for the PLL circuitry.			
VCC_PLLA	28	A. Power	3.3V Supply Power for the PLL circuitry.			
VCC_VCO	24	A. Power	3.3V Supply Power for the VCO Circuitry.			
VCC_IN	31	A. Power	3.3V Supply Power for Input Buffer Circuitry			
VCC_AUX	1	A. Power	3.3V Supply Power for Crystal/Auxiliary Input Buffer Circuitry			
GND_PLLDIV	21	Ground	Ground for PLL Divider circuitry. (short to GND)			
GND	PAD	Ground	Ground is on Thermal PAD. See Layout recommendation			
SPI_MISO	7	0	3-state LVCMOS Output that is enabled when SPI_LE is asserted low. It is the serial Data Output to the SPI bus interface.			

(1) It is furthermore recommended to use a supply filter for each VCC supply domain independently. A minimum requirement is to group the supplies into four independent groups:

VCC_PLLA + VCC_VCO

VCC_PLLD + VCC_PLLDIV

VCC_IN + VCC_AUXIN

VCC_OUT0 + VCC_OUT1

All VCC pins need to be connected for the device to operate properly.



Table 1. CDCE62002 Pin Functions⁽¹⁾ (continued)

PIN			
NAME	QFN	TYPE	DESCRIPTION
SPI_LE	18	1	LVCMOS input, control Latch Enable for Serial Programmable Interface. Note: The SPI_LE signal has to be high in order for the EEPROM to load correctly on the Rising edge of PD. The input has an internal 150-kΩ pull-up resistor
SPI_CLK	17	ı	LVCMOS input, serial Control Clock Input for the SPI bus interface, with Hysteresis.
SPI_MOSI	8	I	LVCMOS input, Master Out Slave In as a serial Control Data Input to CDCE62002 for the SPI bus interface.
PD	6	ı	PD or Power Down Pin is an active low pin and can be activated externally or via the corresponding Bit in SPI Register 2 While PD is asserted (low), the device is shut down. When PD switches high the EEPROM becomes loaded into the RAM. After the selected input clock signal becomes available, the VCO starts calibration and the PLL aims to achieve lock. All Output dividers become initiated. During self-calibration, the outputs are held static (e.g. logical zero). PD pin has an internal 150-kΩ pull-up resistor.
			Note: The SPI_LE signal has to be high in order for the EEPROM to load correctly into RAM on the Rising edge of \overline{PD} .
AUX_IN	2	I	Auxiliary Input is a Crystal input pin that connect to an internal oscillator circuitry.
REF_IN+	29	I	Universal Input Buffer (LVPECL, LVDS, LVCMOS) positive input for the Reference Clock.
REF_IN-	30	1	Universal Input Buffer (LVPECL, LVDS,) negative input for the Reference Clock. This pin must be pulled to ground through $1k\Omega$ resistor when input is selected LVCMOS.
PLL_LOCK	32	0	PLL Lock indicator
TESTSYNC	19	ı	Reserved Pin. Pull this pin down to ground using $1k\Omega$ resistor.
REG_CAP1	5	Analog	Capacitor for the internal Regulator. Connect to a 10 µF Capacitor (Y5V)
REG_CAP2	27	Analog	Capacitor for the internal Regulator. Connect to a 10 µF Capacitor (Y5V)
REG_CAP3	20	Analog	Capacitor for the internal Regulator. Connect to a 10 µF Capacitor (Y5V)
REG_CAP4	23	Analog	Capacitor for the internal Regulator. Connect to a 10 µF Capacitor (Y5V)
VBB	3	Analog	Capacitor for the internal termination Voltage. Connect to a 1 µF Capacitor (Y5V)
EXT_LFP	25	Analog	External Loop Filter Input Positive
EXT_LFN	26	Analog	External Loop Filter Input Negative.
U0P:U0N U1P:U1N	11,10 15,14	0	The outputs of CDCE62002 are user definable and can be any combination of up to 2 LVPECL outputs, 2 LVDS outputs or up to 4 LVCMOS outputs. The outputs are selectable via SPI interface. The power-up setting is EEPROM configurable.



FUNCTIONAL DESCRIPTION




Figure 2. CDCE62002 Block Diagram

The CDCE62002 comprises of four primary blocks: the interface and control block, the input block, the output block, and the synthesizer block. In order to determine which settings are appropriate for any specific combination of input/output frequencies, a basic understanding of these blocks is required. The interface and control block determines the state of the CDCE62002 at power-up based on the contents of the on-board EEPROM. In addition to the EEPROM, the SPI port is available to configure the CDCE62002 by writing directly to the device registers after power-up. The input block selects which of the two input ports is available for use by the synthesizer block. The output block provides two separate clock channels that are fully programmable. The synthesizer block multiplies and filters the input clock selected by the input block.

NOTE

This Section of the data sheet provides a high-level description of the features of the CDCE62002 for purpose of understanding its capabilities. For a complete description of device registers and I/O, refer to the Device Configuration Section.

Copyright © 2009-2012, Texas Instruments Incorporated Submit Documentation Feedback



Interface and Control Block

The CDCE62002 is a highly flexible and configurable architecture and as such contains a number of registers so that the user may specify device operation. The contents of three 28-bit wide registers implemented in static RAM determine device configuration at all times. On power-up, the CDCE62002 copies the contents of the EEPROM into the RAM and the device begins operation based on the default configuration stored in the EEPROM. Systems that do not have a host system to communicate with the CDCE62002 use this method for device configuration. After power-up, the host system may overwrite the contents of the RAM via the SPI (Serial Peripheral Interface) port. This enables the configuration and reconfiguration of the CDCE62002 during system operation. Finally, the device offers the ability to copy the contents of the RAM into EEPROM




Figure 3. CDCE62002 Interface and Control Block

Input Block

The Input Block includes one Universal Input Buffer and an Auxiliary Input. The Input Block buffers the incoming signals and facilitates signal routing to the Internal Synthesizer Block via the smart multiplexer (called the Smart MUX). The CDCE62002 can divide the REF_IN signal via the dividers present on the inputs of the first stage of the Smart MUX.




Figure 4. CDCE62002 Input Block



Synthesizer Block

Figure 5 presents a high-level overview of the Synthesizer Block on the CDCE62002. This block contains the Phase lock loop, internal loop filter and dual Voltage controlled oscillators. Only one VCO is selected at a time. The loop is closed after a Prescaler divider that feeds the output stage the feedback divider.




Figure 5. CDCE62002 Synthesizer Block

Output Block

Both identical output blocks incorporate a Clock Divider Module (CDM), and a universal output buffer. If an individual clock output channel is not used, then the user should disable the Output Buffer for the unused channel to save device power. Each channel includes 4-bit in register "0" to control the divide ratio. The output divider supports divide ratios from divide of 1 (bypass the divider) 2, 3, 4, 5, 8, 10, 12, 16, 20, 24 and 32.




Figure 6. CDCE62002 Output Block



COMPUTING THE OUTPUT FREQUENCY

Figure 7 presents the block diagram of the CDCE62002 synthesizer highlighting the clock path for a single output. It also identifies the following regions containing dividers comprising the complete clock path:

- R: Is the Reference divider values.
- O: The output divider value (see Output Block for more details)
- I: The input divider value (see Synthesizer Block for more details)
- P: The Prescaler divider value (see Synthesizer Block of more details)
- F: The cumulative divider value of all dividers falling within the feedback divider (see Synthesizer Block for more details)




Figure 7. CDCE62002 Clock Path – Synthesizer

With respect to Figure 7, any output frequency generated by the CDCE62002 relates to the input frequency connected to the Synthesizer Block by the following equation:

$$F_{OUT} = F_{IN} \cdot \frac{F}{R \cdot I \cdot O} \tag{1}$$

Equation 1 holds true subject to the following constraints:

$$1.750GHz < O \cdot P \cdot F_{OUT} < 2.356GHz \tag{2}$$

And the comparison frequency F_{COMP},

$$40.0 \text{ kHz} \le F_{\text{COMP}} \le 40 \text{ MHz}$$

Where:

$$F_{COMP} = \frac{F_{IN}}{R \cdot I} \tag{3}$$

When AUX_IN is selected as the input, R can be set to 1 in Equation 1 and Equation 3.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

	VALUE / UNIT
Supply voltage range VCC ⁽²⁾	–0.5 V to 4.6 V
Input voltage range, V _I ⁽³⁾	-0.5 V to VCC + 0.5 V
Output voltage range, V _O ⁽³⁾	-0.5 V to VCC + 0.5 V
Input Current (V _I < 0, V _I > VCC)	±20 mA
Output current for LVPECL/LVCMOS Outputs (0 < V _O < V _{CC})	±50 mA
Maximum junction temperature, T _J	125°C
Storage temperature range, T _{stg}	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Package Thermal Resistance for QFN (RGZ) Package

Airflow (Ifm)		θ _{JP} (°C/W)	θJA (°C/W)
0	JEDEC Compliant Board (3X3 VIAs on PAD)	1.13	35
200	JEDEC Compliant Board (3X3 VIAs on PAD)	1.13	28.3
400	JEDEC Compliant Board (3X3 VIAs on PAD)	1.13	27.2

PACKAGE

The CDCE62002 is packaged in a 32-Pin Lead Free "Green" Plastic Quad Flatpack Package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments Package Designator is; RHB (S-PQFP-N32). Please refer to the Mechanical Data appendix at the end of this document for more information.

ELECTRICAL CHARACTERISTICS

recommended operating conditions for the CDCE62002 Device for under the specified Industrial temperature range of –40°C to 85°C

	PARAMETER	TES	T CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
POWER S	SUPPLY			1			
Supply vo	ltage, V _{CC_OUT} , V _{CC_PLLDIV} , V _{CC_PLLD} , V _{CC_IN} , and	d V _{CC_AUX}		3	3.3	3.6	V
Analog Su	upply Voltage, VCC_PLLA, & VCC_VCO			3	3.3	3.6	V
P _{LVPECL} REF at 30.72MHz, Outputs are LVPECL Output 1 = 491.52 MHz				850		mW	
P _{LVDS}	REF at 30.72MHz, Outputs are LVDS	Output 2 = 245.7	76 MHz 1OS Outputs (1) =		750		mW
P _{LVCMOS}	REF at 30.72MHz, Outputs are LVCMOS	245.76MHz	100 Outputs (1) =		800		mW
P _{OFF}	REF at 30.72MHz	Outputs are disa	bled		450		mW
P _{PD}		Device is Power	ed Down		40		mW
DIFFERE	NTIAL INPUT MODE (REF_IN)						
Differental	I Input amplitude, (VIN+ – VIN–)			0.1		1.3	V
Common-	mode input voltage, VIC			1.0		V _{CC} -03	V
I _{IH}	Differential input current High (No internal	Termination)	V _I = V _{CC} , V _{CC} = 3.6 V			20	μΑ
I _{IL}	Differential input current Low (No internal 1	Termination)	V _I = 0 V, V _{CC} = 3.6 V	-20			μΑ
Input Capa	acitance on REF_IN				3		pF
CRYSTAL	L INPUT SPECIFICATIONS						
	On-chip Load Capacitance			8		10	pF
	Equivalent Series Resistance (ESR)					50	Ω

⁽¹⁾ All typical values are at VCC = 3.3 V, temperature = 25°C.

⁽²⁾ All supply voltages have to be supplied simultaneously.

⁽³⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



ELECTRICAL CHARACTERISTICS (continued)

recommended operating conditions for the CDCE62002 Device for under the specified Industrial temperature range of -40° C to 85° C

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LVCMOS	INPUT MODE (SPI_CLK,SPI_MOSI,SPI_LE,	PD, REF_IN)					
V _{IL}	Low-level input voltage LVCMOS			0		0.3 V _{CC}	V
V _{IH}	High-level input voltage LVCMOS			0.7 V _{CC}		V _{CC}	V
V_{IK}	LVCMOS input clamp voltage	V _{CC} = 3 V, I _I = -	18 mA			-1.2	V
I _{IH}	LVCMOS input current VI =	V _{CC} , V _{CC} = 3.6 V	1			20	μA
$I_{\rm IL}$	LVCMOS input (Except REF_IN)	$V_I = 0 V, V_{CC} = 3$	3.6 V	-10		-40	μA
I _{IL}	LVCMOS input (REF_IN)	$V_{I} = 0 \ V, \ V_{CC} = 3$	3.6 V	-10		10	μA
C _I	Input capacitance (LVCMOS signals)	V _I = 0 V or V _{CC} =	= 3		3		pF
SPI OUTP	PUT (MISO) / PLL_LOCK						
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V},$	V _O = 1.65 V		-30		mA
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V},$	V _O = 1.65 V		33		mA
V_{OH}	High-level output voltage for LVCMOS outputs	V _{CC} = 3 V,	I _{OH} = -100 μA	V _{CC} -0.5			V
V _{OL}	Low-level output voltage for LVCMOS outputs	V _{CC} = 3 V,	Ι _{ΟΗ} = 100 μΑ			0.3	V
Co	Output capacitance o MISO	V _{CC} = 3.3 V; V _O	= 0 V or V _{CC}		3		pF
I _{OZH}	2 state subsuit surrent	V V V V	2.1/		5		μA
I _{OZL}	3-state output current	$V_O = V_{CC}, V_O = 0$	JV		- 5		μA
EEPROM							
EEcyc	Programming cycle of EEPROM			100	1000		Cycles
EEret	Data retention			10			Years
VBB (INF	PUT BUFFER INTERNAL TERMINATION VO	LTAGE REFEREN	CE)				
V _{BB}	Input termination voltage	IBB = -0.2 mA,	Depending on the setting	1.2		1.9	V
INPUT BU	JFFERS INTERNAL TERMINATION RESIST	ORS (REF_IN)				<u>.</u>	
	Termination resistance	Single ended			5		kΩ
PHASE D	ETECTOR					<u>.</u>	
f _{CPmax}	Charge pump frequency			0.04		40	MHz




ELECTRICAL CHARACTERISTICS (Continued)

recommended operating conditions for the CDCE62002 Device for under the specified Industrial temperature range of -40° C to 85° C

	PARAMETER	TEST C	ONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LVCMOS		1		1			
f _{clk}	Output frequency, see Figure below	Load = 5 pF to GND)			250	MHz
V _{OH}	High-level output voltage for LVCMOS outputs	V _{CC} = min to max	I _{OH} = -100 μA	V _{CC} -0 .5			V
V _{OL}	Low-level output voltage for LVCMOS outputs	V _{CC} = min to max	I _{OL} = 100 μA			0.3	V
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V}$	V _O = 1.65 V		-30		mA
I _{OL}	Low-level output current	V _{CC} = 3.3 V	V _O = 1.65 V		33		mA
t _{sko}	Skew, output to output For Y0 to Y1	Both Outputs set at Reference = 30.72 M			75		ps
Co	Output capacitance on Y0 to Y1	$V_{CC} = 3.3 \text{ V}; V_{O} = 0$	V or V _{CC}		5		pF
I _{OZH}	Tristate LVCMOS output current	$V_O = V_{CC}$			5		μΑ
I _{OZL}	Tristate LVCMOS output current	V _O = 0 V			-5		μΑ
I _{OPDH}	Power Down output current	$V_O = V_{CC}$				25	μΑ
I _{OPDL}	Power Down output current	V _O = 0 V				5	μΑ
Duty cycle	LVCMOS			45%		55%	
t _{slew-rate}	Output rise/fall slew rate			3.6	5.2		V/ns

(1) All typical values are at VCC = 3.3 V, temperature = 25°C.






ELECTRICAL CHARACTERISTICS (Continued)

recommended operating conditions for the CDCE62002 Device for under the specified Industrial temperature range of -40° C to 85° C

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LVDS C	DUTPUT		•			
f _{clk}	Output frequency	Configuration Load (see Figure below)	0		800	MHz
VOD	Differential output voltage	$R_L = 100 \Omega$	270		550	mV
ΔV_{OD}	LVDS VOD Magnitude Change				50	mV
Vos	Offset Voltage	–40°C to 85°C		1.24		V
ΔV _{OS}	VOS Magnitude Change			40		mV
	Short Circuit Vout+ to Ground	VOUT = 0			27	mA
	Short Circuit Vout- to Ground	VOUT = 0			27	mA
t _{sk(o)}	Skew, output to output For Y0 to Y1	Both Outputs set at 122.88 MHz Reference = 30.72 MHz		10		ps
Co	Output capacitance on Y0 to Y1	$V_{CC} = 3.3 \text{ V}; VO = 0 \text{ V or } V_{CC}$		5		pF
I _{OPDH}	Power Down output current	$V_O = V_{CC}$			25	μA
I _{OPDL}	Power Down output current	$V_O = 0 V$			5	μA
	Duty Cycle		45%		55%	
t _r / t _f	Rise and fall time	20% to 80% of V _{OPP}	110	160	190	ps
LVCMC	S-TO-LVDS		•			
t _{skP_C}	Output skew between LVCMOS and LVDS outputs	V _{CC} /2 to Crosspoint	1.4	1.7	2.0	ns

(1) All typical values are at VCC = 3.3 V, temperature = 25°C .







ELECTRICAL CHARACTERISTICS (Continued)

recommended operating conditions for the CDCE62002 Device for under the specified Industrial temperature range of -40° C to 85° C


PARAMET	ER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LVPECL O	UTPUT					
f _{clk}	Output frequency	Configuration Load (see Figure below)	0		1175	MHz
V _{OH}	LVPECL high-level output voltage	Load	V _{CC} -1.1		V _{CC} -0.88	V
V _{OL}	LVPECL low-level output voltage	Load	V _{CC} -2.02		V _{CC} -1.48	V
VOD	Differential output voltage		510		870	mV
t _{sko}	Skew, output to output For Y0 to Y1	Both Outputs set at 122.88 MHz		15		ps
СО	Output capacitance on Y0 to Y1	$V_{CC} = 3.3 \text{ V}; \text{ VO} = 0 \text{ V or } V_{CC}$		5		pF
I _{OPDH}	Power Down output current	$V_O = V_{CC}$			25	μA
I _{OPDL}	Power Down output current	V _O = 0 V			5	μΑ
	Duty Cycle		45%		55%	
t_r / t_f	Rise and fall time	20% to 80% of V _{OPP}	55	75	135	ps
LVDS-TO-	LVPECL					
t _{skP_C}	Output skew between LVDS and LVPECL outputs	Crosspoint to Crosspoint	130	200	280	ps
LVCMOS-T	O- LVPECL					
t _{skP_C}	Output skew between LVCMOS and LVPECL outputs	V _{CC} /2 to Crosspoint	1.6	1.8	2.2	ns
LVPECL H	i-PERFORMANCE OUTPUT					
V_{OH}	LVPECL high-level output voltage	Load	V _{CC} -1.11		V _{CC} -0.91	V
V _{OL}	LVPECL low-level output voltage	Load	V _{CC} -2.06		V _{CC} -1.84	V
VOD	Differential output voltage		670		950	mV
t _r / t _f	Rise and fall time	20% to 80% of V _{OPP}	55	75	135	ps

(1) All typical values are at VCC = 3.3 V, temperature = 25°C .










HIGH-PERFORMANCE LVPECL OUTPUT VOLTAGE SWING vs **FREQUENCY** 1200 High-Performance LVPECL Output Voltage Swing - mV T_A = 25°C 1150 R_L = 50 Ω to VCC - 2 V 1100 1050 1000 VCC = 3.6 V 950 900 850 VCC = 3.3 V 800 750 700 VCC = 3 V650 0 200 400 1000 1200 600 800 f - Frequency - MHz G002 Figure 9.

LVDS OUTPUT VOLTAGE SWING vs **FREQUENCY** 500 $T_A = 25^{\circ}C$ 475 $R_L = 100 \Omega$ 450 LVDS Output Voltage Swing - mV 425 400 VCC = 3.6 V375 VCC = 3.3 V350 325 VCC = 3 V300 275



f – Frequency – MHz

Figure 10.

400 500 600

700 800

900

Submit Documentation Feedback

200

300

100

250

225



TIMING REQUIREMENTS

over recommended ranges of supply voltage, load and operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
REF_IN REQUIR	EMENTS	<u> </u>			
f _{REF - Diff IN-DIV}	Maximum clock frequency applied to reference divider when (Register 0 Bit 9 = 1)			500	MHz
f _{REF - Diff REF_DIV}	Maximum clock frequency applied to reference divider when (Register 0 Bit 9 = 0)			250	MHz
f _{REF- Single}	For Single ended Inputs (LVCMOS) on REF_IN			250	MHz
Duty Cycle	Duty cycle of REF_IN	40%		60%	
INTERNAL TIMIN	NG REQUIREMENTS				
f _{SMUX}	Maximum clock frequency applied to Smart MUX input			250	MHz
f _{INDIV}	Maximum clock frequency applied to Input Divider			200	MHz
AUXILARY_IN R	EQUIREMENTS				
f _{REF - Crystal}	AT-Cut Crystal Input	2		42	MHz
	Drive Level	0.1			mW
	Maximum shunt capacitance			7	pF
PD REQUIREME	NTS	·			
t _r / t _f	Rise and fall time of the PD signal from 20% to 80% of V _{CC}			4	ns

PHASE NOISE ANALYSIS

Table 2. Phase Noise for 30.72MHz External Reference

Phase Noise Specifications under following configuration: VCO = 1966.08 MHz, REF_IN = 30.72MHz, PFD Frequency = 30.72MHz, Charge Pump Current = 1.5mA Loop BW = 400kHz at 3.3V and 25°C.							
PHASE NOISE AT	Reference 30.72MHz	LVPECL-HP 491.52MHz	LVPECL 491.52MHz	LVDS 491.52MHz	LVCMOS 122.88MHz	UNIT	
10Hz	-108	-84	-84	-85	-97	dBc/Hz	
100Hz	-130	-98	-98	-97	-111	dBc/Hz	
1kHz	-134	-106	-106	-106	-118	dBc/Hz	
10kHz	-152	-118	-118	-118	-130	dBc/Hz	
100kHz	-156	-121	-121	-121	-133	dBc/Hz	
1MHz	-157	-131	-131	-130	-142	dBc/Hz	
10MHz	_	-146	-146	-145	-151	dBc/Hz	
20MHz	_	-146	-146	-145	-151	dBc/Hz	
Jitter(RMS) 10k~20MHz	195 (10k~1MHz)	319	316	332.2	372.1	fs	

Table 3. Phase Noise for 25MHz Crystal Reference

PHASE NOISE AT	LVPECL-HP 500.00MHz	LVDS 250.00MHz	LVCMOS 125.00MHz	UNIT
10Hz	-72	-72	-79	dBc/Hz
100Hz	- 97	-97	-103	dBc/Hz
1kHz	– 111	-111	-118	dBc/Hz
10kHz	-120	-120	-126	dBc/Hz
100kHz	-124	-124	-130	dBc/Hz
1MHz	-136	-136	-142	dBc/Hz
10MHz	-147	-147	-151	dBc/Hz
20MHz	-148	-148	–151	dBc/Hz
Jitter(RMS) 10k~20MHz	426	426	443	fs

Copyright © 2009–2012, Texas Instruments Incorporated



OUTPUT TO OUTPUT ISOLATION

Table 4. Output to Output Isolation

			WORST SPUR	UNIT
The Output to	Output Isolation was tested at	3.3V supply and 25°C ambient temperatu	re (Default Configuration):	
Output 1	Measured Channel	In LVDS Signaling at 125MHz	– 70	dB
Output 0	Aggressor Channel	LVPECL 156.25MHz		

DEVICE CONFIGURATION

The Functional Description Section described four different functional blocks contained within the CDCE62002. Figure 12 depicts these blocks along with a high-level functional block diagram of the circuit elements comprising each block. The balance of this section focuses on a detailed discussion of each functional block from the perspective of how to configure them.




Figure 12. CDCE62002 Circuit Blocks



INTERFACE AND CONTROL BLOCK

The Interface and Control Block includes a SPI interface, one control pin, a non-volatile memory array in which the device stores default configuration data, and an array of device registers implemented in Static RAM. This RAM, also called the device registers, configures all hardware within the CDCE62002.

SPI (Serial Peripheral Interface)

The serial interface of CDCE62002 is a simple bidirectional SPI interface for writing and reading to and from the device registers. It implements a low speed serial communications link in a master/slave topology in which the CDCE62002 is a slave. The SPI consists of four signals:

- SPI_CLK:Serial Clock (Output from Master) the CDCE62002 and the master host clock data in and out on the rising edge of SPI_CLK. Data transitions therefore occur on the falling edge of the clock. (LVCMOS Input Buffer)
- SPI_MOSI: Master Output Slave Input (LVCMOS Input Buffer).
- SPI MISO: Master Input Slave Output (Open Drain LVCMOS Buffer)
- SPI_LE: Latch Enable (Output from Master). The falling edge of SPI_LE initiates a transfer. If SPI_LE is high, no data transfer can take place. (LVCMOS Input Buffer).

SPI Interface Master

The Interface master can be designed using a FPGA or a micro controller. The CDCE62002 acts as a slave to the SPI master and only supports nonconsecutive read and write command. The SPI clock should start and stop with respect to the SPI_LE signal as shown in Figure 13 SPI_MOSI, SPI_CLK and SPI_LE are generated by the SPI Master. SPI_MISO is generated by the SPI slave the CDCE62002.




Figure 13. CDCE62002 SPI Read/Write Command

SPI Consecutive Read/Write Cycles to the CDCE62002

Figure 14 Illustrates how two consecutive SPI cycles are performed between a SPI Master and the CDCE62002 SPI Slave.




Figure 14. Consecutive Read/Write Cycles



Writing to the CDCE62002

Figure 15 illustrates a Write to RAM operation. Notice that the latching of the first data bit in the data stream (Bit 0) occurs on the first rising edge of SPI_CLK after SPI_LE transitions from a high to a low. For the CDCE62002, data transitions occur on the falling edge of SPI_CLK. A rising edge on SPI_LE signals to the CDCE62002 that the transmission of the last bit in the stream (Bit 31) has occurred.




Figure 15. CDCE62002 SPI Write Operation

Reading from the CDCE62002

Figure 16 shows how the CDCE62002 executes a Read Command. The SPI master first issues a Read Command to initiate a data transfer from the CDCE62002 back to the host (see Table 5). This command specifies the address of the register of interest. By transitioning SPI_LE from a low to a high, the CDCE62002 resolves the address specified in the appropriate bits of the data field. The host drives SPI_LE low and the CDCE62002 presents the data present in the register specified in the Read Command on SPI_MISO.




Figure 16. CDCE62002 SPI Read Operation

Writing to EEPROM

After the CDCE62002 detects a power-up and completes a reset cycle, the device copies the contents of the on-chip EEPROM into the Device Registers. (SPI_LE signal has to be HIGH in order for the EEPROM to load correctly during the rising edge of Power_Down signal).

The host issues a special commands shown in Figure 17 to copy the contents of Device Registers 0 and 1into EERPOM.

Copy RAM to EEPROM – Unlock, Execution of this command can happen many times.

After the command is initiated, power must remain stable and the host must not access the CDCE62002 for at least 50 ms to allow the EEPROM to complete the write cycle and to avoid the possibility of EEPROM corruption.

CDCE62002 SPI Command Structure

The CDCE62002 supports three commands issued by the Master via the SPI:

- Write to RAM
- Read Command
- Copy RAM to EEPROM unlock

Figure 17 provides a summary of the CDCE62002 SPI command structure. The host (master) constructs a Write to RAM command by specifying the appropriate register address in the address field and appends this value to the beginning of the data field. Therefore, a valid command stream must include 32 bits, transmitted LSB first. The host must issue a Read Command to initiate a data transfer from the CDCE62002 back to the host. This command specifies the address of the register of interest in the data field.



					Data Field (28 Bits)											Addr Field (4 Blts)																		
Register	Operation	NVM	2 7	2 6	2 5	2 4	2 3	2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1	1 2	1	1 0	9	8	7	6	5	4	3	2	1	0	3	2	1	0
0	Write to RAM	Yes	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Χ	Χ	Χ	Х	Х	0	0	0	0
1	Write to RAM	Yes	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	Χ	Х	Χ	Х	Χ	Χ	Χ	Х	Χ	Х	Х	Х	0	0	0	1
2	Status/Control	No	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	Χ	Х	Χ	Х	Χ	Х	Χ	Х	Χ	Х	Х	Х	0	0	1	0
Instruction	Read Command	No	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Α	Α	Α	Α	1	1	1	0
Instruction	RAM EEPROM	Unlock	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

NOTE: 'A' indicates address bits.

Figure 17. CDCE62002 SPI Command Structure

SPI CONTROL INTERFACE TIMING




Figure 18. Timing Diagram for SPI Write Command




Figure 19. Timing Diagram for SPI Read Command

Table 5. SPI Bus Timing Characteristics

	Parameter	MIN	TYP	MAX	UNIT
f _{Clock}	Clock Frequency for the SPI_CLK			20	MHz
t ₁	SPI_LE to SPI_CLK setup time	10			ns
t ₂	SPI_MOSI to SPI_CLK setup time	10			ns
t ₃	SPI_MOSI to SPI_CLK hold time	10			ns
t ₄	SPI_CLK high duration	25			ns

Copyright © 2009–2012, Texas Instruments Incorporated



Table 5. SPI Bus Timing Characteristics (continued)

	Parameter	MIN	TYP	MAX	UNIT
t ₅	SPI_CLK low duration	25			ns
t ₆	SPI_CLK to SPI_LE Hold time	10			ns
t ₇	SPI_LE Pulse Width	20			ns
t ₈	SPI_CLK to MISO data valid			10	ns
t ₉	SPI_LE to SPI_MISO Data Valid			10	ns

Device Registers: Register 0 address 0x00

Table 6. CDCE62002 Register 0 Bit Definitions

REGISTER	ВІТ	RELATED		
BIT	NAME	BLOCK	DESCRIPTION / FUNCTION	
0	INBUFSELX	INBUFSELX	Input Buffer Select (LVPECL,LVDS or LVCMOS)	EEPROM
1	INBUFSELY	INBUFSELY	XY(00) Disabled, (01) LVPECL, (10) LVDS, (11) LVCMOS The VBB internal Biasing will be determined from this setting	EEPROM
2	REFSEL		See specific section for more detailed description and configuration	EEPROM
3	AUXSEL	Smart MUX Bits(2,3)	setup. 00 – RESERVED 10 – REF_IN Select 01– AUX_IN Select 11 – Auto Select (Reference then AUX)	EEPROM
4	ACDCSEL	Input Buffers	If Set to "1" DC Termination, If set to "0" AC Termination	EEPROM
5	TERMSEL	Input Buffers	If Set to "0" Input Buffer Internal Termination Enabled	EEPROM
6	REFDIVIDE 0			EEPROM
7	REFDIVIDE 1		Reference Divider Settings (Refer to Table 11)	EEPROM
8	REFDIVIDE 2		See specific section for more detailed description and configuration setup.	EEPROM
9	REFDIVIDE 3		,	EEPROM
10	RESERVED		Always Set to "0"	EEPROM
11	I70TEST	TEST	Set to "0" for Normal Operation.	EEPROM
12	ATETEST	TEST	Set to "0" for Normal Operation.	EEPROM
13	LOCKW(0)	PLL Lock	Lock-detect window Bit 0	EEPROM
14	LOCKW(1)	PLL Lock	Lock-detect window Bit 1	EEPROM
15	OUT0DIVRSEL0	Output 0		EEPROM
16	OUT0DIVRSEL1	Output 0	Output 0 Divider Settings (Refer to Table 12) See specific section for more detailed description and configuration	EEPROM
17	OUT0DIVRSEL2	Output 0	see specific section for more detailed description and configuration setup.	EEPROM
18	OUT0DIVRSEL3	Output 0	,	EEPROM
19	OUT1DIVRSEL0	Output 1		EEPROM
20	OUT1DIVRSEL1	Output 1	Output 1 Divider Settings (Refer to Table 12) See specific section for more detailed description and configuration	EEPROM
21	OUT1DIVRSEL2	Output 1	setup.	EEPROM
22	OUT1DIVRSEL3	Output 1		EEPROM
23	HIPERORMANCE	Output 0 & 1	High Performance, If this Bit is set to "1": - Increases the Bias in the device to achieve Best Phase Noise on the Output Divider - It changes the LVPECL Buffer to Hi Swing in LVPECL. - It increases the current consumption by 20mA (Typical) - This setting only applies to LVPECL output buffers. If none of these two outputs are LVPECL, this bit should be set to zero.	EEPROM
24	OUTBUFSEL0X	Output 0	Output Buffer mode select for OUTPUT "0".	EEPROM
25	OUTBUFSEL0Y	Output 0	(X,Y)=00:Disabled, 01:LVCMOS, 10:LVDS, 11:LVPECL	EEPROM
26	OUTBUFSEL1X	Output 1	Output Buffer mode select for OUTPUT "1 ".	EEPROM
27	OUTBUFSEL1Y	Output 1	(X,Y)=00:Disabled, 01:LVCMOS, 10:LVDS, 11:LVPECL	EEPROM



Table 7. Reference Input AC/DC Input Termination Table

REFERENCE INPUT	REGISTER BITS				VBB VOLTAGE	REF+ TERMINATION	REF- TERMINATION
INTERNAL TERMINATION	0	1	4	5	GENERATOR	5kΩ to VBB	$\mathbf{5k}\Omega$ to VBB
External Termination	Х	Χ	Х	1	_	OPEN	OPEN
Disabled	0	0	Х	Χ	_	OPEN	OPEN
LVCMOS	1	1	Х	0	_	OPEN	OPEN
LVPECL-AC	0	1	0	0	1.9V	CLOSED	CLOSED
LVPECL-DC	0	1	1	0	1.0V	CLOSED	CLOSED
LVDS-AC	1	0	0	0	1.2V	CLOSED	CLOSED
LVDS-DC	1	0	1	0	1.2V	CLOSED	CLOSED

Device Registers: Register 1 address 0x01

Table 8. CDCE62002 Register 1 Bit Definitions

REGISTER		RELATED		
BIT	BIT NAME	BLOCK	DESCRIPTION / FUNCTION	
0	SELVCO	VCO Core	VCO Select – See Table 16 for details	EEPROM
1	SELINDIV0	VCO Core		EEPROM
2	SELINDIV1	VCO Core		EEPROM
3	SELINDIV2	VCO Core		EEPROM
4	SELINDIV3	VCO Core	Input Divider Settings (Refer to Table 13)	EEPROM
5	SELINDIV4	VCO Core	See specific section for more detailed description and configuration setup.	EEPROM
6	SELINDIV5	VCO Core		EEPROM
7	SELINDIV6	VCO Core		EEPROM
8	SELINDIV7	VCO Core		EEPROM
9	SELPRESCA	VCO Core	PRESCALER Setting. (Refer to Table 17)	EEPROM
10	SELPRESCB	VCO Core	See specific section for more detailed description and configuration setup.	EEPROM
11	SELFBDIV0	VCO Core		EEPROM
12	SELFBDIV1	VCO Core		EEPROM
13	SELFBDIV2	VCO Core		EEPROM
14	SELFBDIV3	VCO Core	FEEDBACK DIVIDER Setting (Refer to Table 14)	EEPROM
15	SELFBDIV4	VCO Core	See specific section for more detailed description and configuration setup.	EEPROM
16	SELFBDIV5	VCO Core		EEPROM
17	SELFBDIV6	VCO Core		EEPROM
18	SELFBDIV7	VCO Core		EEPROM
19	SELBPDIV0	VCO Core		EEPROM
20	SELBPDIV1	VCO Core	BYPASS DIVIDER Setting (Refer to Table 15) See specific section for more detailed description and configuration setup.	EEPROM
21	SELBPDIV2	VCO Core	actance decomplient and coringulation ectap.	EEPROM
22	LFRCSEL0	VCO Core		EEPROM
23	LFRCSEL1	VCO Core	Loop Filter & Charge Pump Control Setting (Refer to Table 18)	EEPROM
24	LFRCSEL2	VCO Core	See specific section for more detailed description and configuration setup.	EEPROM
25	LFRCSEL3	VCO Core		EEPROM
26	RESERVED	Status	TI Use Only; set '0'	EEPROM
27	RESERVED	Status	Read Only; May read back to 1 or 0; set '1' while writing	EEPROM



Device Registers: Register 2 address 0x02

Table 9. CDCE62002 Register 2 Bit Definitions

REGISTER BIT	BIT NAME	RELATED BLOCK	DESCRIPTION / FUNCTION	
0	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
1	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
2	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
3	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
4	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
5	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
6	PLLLOCKPIN	Status	Read Only: Status of the PLL Lock Pin Driven by the device. PLL Lock = 1	RAM
7	PD	Control	Power Down mode "On" when set to "0", Off when set to "1" is normal operation (PD bit does not load the EEPROM into RAM when set to "1").	RAM
8	SYNC	Control	If toggled "1-0-1" this bit forces "SYNC" resynchronize the Output Dividers.	RAM
9	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
10	VERSION0	Read Only		RAM
11	VERSION1	Read Only		RAM
12	VERSION2	Read Only		RAM
13	CALSELECT	VCO Core	This bit selects the VCO calibration mode. If CALSELECT = '0', toggling PD# bit (Register 2 bit 7) will calibrate the VCO. When CALSELECT = '1', toggling the PLLRESET bit (Register 2 bit 20) will calibrate the VCO. Default value = '0'	RAM
14	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
15	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
16	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
17	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
18	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
19	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
20	PLLRESET	Diagnostics	When CALSELECT='1' this bit forces a VCO calibration when toggled "1-0-1". If CALSELECT='0' this bit is ignored.	RAM
21	TITSTCFG0	Diagnostics	TI Test Registers. For TI Use Only	RAM
22	TITSTCFG1	Diagnostics	TI Test Registers. For TI Use Only	RAM
23	TITSTCFG2	Diagnostics	TI Test Registers. For TI Use Only	RAM
24	TITSTCFG3	Diagnostics	TI Test Registers. For TI Use Only	RAM
25	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
26	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM
27	RESERVED	Diagnostics	TI Test Registers. For TI Use Only	RAM



Device Control

Figure 20 provides a conceptual explanation of the CDCE62002 Device operation. Table 10 defines how the device behaves in each of the operational states.




Figure 20. CDCE62002 Device State Control Diagram

Table 10. CDCE62002 Device State Definitions

State	Device Behavior	Entered Via	Exited Via	SPI Port Status	PLL Status	Output Divider Status	Output Buffer Status
Power-On Reset	After device power supply reaches approximately 2.35V, the contents of EEPROM are copied into the Device Registers, thereby initializing the device hardware.	Power applied to the device or upon exit from Power Down State via the PD pin set HIGH.	Power On Reset and EEPROM loading delays are finished OR the PD pin is set LOW.	OFF	Disabled	Disabled	OFF
VCO CAL	The voltage controlled oscillator is calibrated based on the PLL settings and the incoming reference clock. After the VCO has been calibrated, the device enters Active Mode automatically.	Delay process in the Power-On Reset State is finished or PLLRESET=ON	Calibration Process in completed	ON	Enabled	Disabled	OFF
Active Mode	Normal Operation	CAL Done (VCO calibration process finished) or Sync = OFF (from Sync State).	Power Down or PLLRESET=ON	ON	Enabled	Disabled or Enabled	Disabled or Enabled
Power Down	Used to shut down all hardware and Resets the device after exiting the Power Down State. Therefore, the EEPROM contents will eventually be copied into RAM after the Power Down State is exited.	PD pin is pulled LOW.	PD pin is pulled HIGH.	ON	Disabled	Disabled	Disabled
Sync	Sync synchronizes both outputs dividers so that they begin counting at the same time	Sync Bit in device register 2 bit 8 is set LOW	Sync bit in device register 2 bit 8 is set HIGH	ON	Enabled	Disabled	Disabled



External Control Pins

Power Down (PD)

When pulled LOW, PD activates the Power Down state which shuts down all hardware and resets the device. Restoring PD high will cause the CDCE62002 to exit the Power Down State. This causes the device to behave as if it has been powered up including copying the EEPROM contents into RAM. PD pin also has a shadowed PD bit residing in Register 2 Bit 7. When asserted Low it puts the device in Power Down Mode, but it does not load the EEPROM when the bits is disserted.

NOTE

The SPI_LE signal has to be high in order for the EEPROM to load correctly into RAM on the Rising edge of PD Pin.

FACTORY DEFAULT PROGRAMMING

The CDCE62002 is factory pre-programmed to work with 25 MHz input from the reference input or from the auxiliary input with auto switching enabled. An internal PFD of 6.25 MHz and about 400 KHz loop bandwidth. Output 0 is pre-programmed as an LVPECL driver to output 156.25 MHz and output 1 is pre-programmed as LVDS driver to output 125 MHz.




Figure 21. CDCE62002 Default Factory Programming



INPUT BLOCK

The Input Block includes one Universal Input Buffers, an Auxiliary Input, and a Smart Multiplexer.




Figure 22. CDCE62002 Input Block With References to Registers

The CDCE62002 provides a Reference Divider that divides the clock exiting Reference (REF_IN) input buffer.

Table 11. CDCE62002 Reference Divider Settings

		REFERENC	E DIVIDER		TOTAL
$\textbf{BIT NAME} \rightarrow$	REFDIVIDE3	REFDIVIDE2	REFDIVIDE1	REFDIVIDE0	DIVIDE RATIO
$\textbf{REGISTER BIT} \rightarrow$	0.9	0.8	0.7	0.6	KAIIO
	0	0	0	0	/1
	0	0	0	1	/2
	0	0	1	0	/3
	0	0	1	1	/4
	0	1	0	0	/5
	0	1	0	1	/6
	0	1	1	0	/7
	0	1	1	1	/8
	1	0	0	0	/2
	1	0	0	1	/4
	1	0	1	0	/6
	1	0	1	1	/8
	1	1	0	0	/10
	1	1	0	1	/12
	1	1	1	0	/14
	1	1	1	1	/16



Reference Input Buffer

Figure 23 shows the key elements of a Universal Input Buffer (UIB). A UIB supports multiple formats along with different termination and coupling schemes. The CDCE62002 implements the UIB by including on board switched termination, a programmable bias voltage generator, and a multiplexer. The CDCE62002 provides a high degree of configurability on the UIB to facilitate most existing clock input formats. REF_IN only provides biasing internally. It is recommended to terminate externally if needed.




Figure 23. CDCE62002 Universal Input Buffer

Smart Multiplexer Dividers




Figure 24. CDCE62002 Smart Multiplexer

In Auto Select Mode the Smart Mux switches automatically between Reference input and Auxiliary input with a preference to the Reference input. In order for the Smart Mux to function correctly the frequency after the reference divider and the Auxiliary Input signal frequency should be within 20% of each other or one of them should be zero or ground. In REF Select mode, it is recommended to connect AUX_IN to GND with a 1k pull-down resistor. In AUX Select mode it is recommended to pull REF_INp high and REF_INn low with a 1k resistor each.



Auxiliary Input Port

The auxiliary input on the CDCE62002 is designed to connect to an AT-Cut Crystal with a total load capacitance of 8 pF to 10pF. One side of the crystal connects to Ground while the other side connects to the Auxiliary input of the device. The circuit accepts crystals from 2 to 42 MHz. See the Crystal Input Interface section for crystal load selection.




Figure 25. CDCE62002 Auxiliary Input Port



OUTPUT BLOCK

The output block includes two identical output channels. Each output channel comprises of a clock divider module, and a universal output buffer as shown in Figure 26.




Figure 26. CDCE62002 Output Channel

Table 12. CDCE62002 Output Divider Settings

		OUTPUT DIVI	DERS SETTING		
DIVIDER $0 \rightarrow$	0.18	0.17	0.16	0.15	DIVIDE RATIO
DIVIDER 1 →	0.22	0.21	0.20	0.19	
	0	0	0	0	Disabled
	0	0	0	1	/1
	0	0	1	0	/2
	0	0	1	1	/3
	0	1	0	0	/4
	0	1	0	1	/5
	0	1	1	0	/6
	0	1	1	1	Disabled
	1	0	0	0	/8
	1	0	0	1	Disabled
	1	0	1	0	/10
	1	0	1	1	/20
	1	1	0	0	/12
	1	1	0	1	/24
	1	1	1	0	/16
	1	1	1	1	/32



SYNTHESIZER BLOCK

Figure 27 provides an overview of the CDCE62002 synthesizer block. The Synthesizer Block provides a Phase Locked Loop, a partially integrated programmable loop filter, and two Voltage Controlled Oscillators (VCO). The synthesizer block generates an output clock called "SYNTH" and drives it onto the Internal Clock Distribution Bus.




Figure 27. CDCE62002 Synthesizer Block

Input Divider

The Input Divider divides the clock signal selected by the Smart Multiplexer and presents the divided signal to the Phase Frequency Detector / Charge Pump of the frequency synthesizer.

INPUT DIVIDER SETTINGS DIVIDE **SELINDIV7 SELINDIV6 SELINDIV5 SELINDIV4 SELINDIV3 SELINDIV2** SELINDIV1 **SELINDIVO RATIO** 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1.8

Table 13. CDCE62002 Input Divider Settings



Feedback and Feedback Bypass Divider

Table 14 shows how to configure the Feedback divider for various divide values:

Table 14. CDCE62002 Feedback Divider Settings

			FEEDBAC	K DIVIDER				
SELFBDIV7	SELFBDIV6	SELFBDIV5	SELFBDIV4	SELFBDIV3	SELFBDIV2	SELFBDIV1	SELFBDIV0	DIVIDE RATIO
1.18	1.17	1.16	1.15	1.14	1.13	1.12	1.11	IIAIIO
0	0	0	0	0	0	0	0	8
0	0	0	0	0	0	0	1	12
0	0	0	0	0	0	1	0	16
0	0	0	0	0	0	1	1	20
0	0	0	0	0	1	0	1	24
0	0	0	0	0	1	1	0	32
0	0	0	0	1	0	0	1	36
0	0	0	0	0	1	1	1	40
0	0	0	0	1	0	1	0	48
0	0	0	1	1	0	0	0	56
0	0	0	0	1	0	1	1	60
0	0	0	0	1	1	1	0	64
0	0	0	1	0	1	0	1	72
0	0	0	0	1	1	1	1	80
0	0	0	1	1	0	0	1	84
0	0	0	1	0	1	1	0	96
0	0	0	1	0	0	1	1	100
0	1	0	0	1	0	0	1	108
0	0	0	1	1	0	1	0	112
0	0	0	1	0	1	1	1	120
0	0	0	1	1	1	1	0	128
0	0	0	1	1	0	1	1	140
0	0	1	1	0	1	0	1	144
0	0	0	1	1	1	1	1	160
0	0	1	1	1	0	0	1	168
0	1	0	0	1	0	1	1	180
0	0	1	1	0	1	1	0	192
0	0	1	1	0	0	1	1	200
0	1	0	1	0	1	0	1	216
0	0	1	1	1	0	1	0	224
0	0	1	1	0	1	1	1	240
0	1	0	1	1	0	0	1	252
0	0	1	1	1	1	1	0	256
0	0	1	1	1	0	1	1	280
0	1	0	1	0	1	1	0	288
0	1	0	1	0	0	1	1	300
0	0	1	1	1	1	1	1	320
0	1	0	1	1	0	1	0	336
0	1	0	1	0	1	1	1	360
0	1	0	1	1	1	1	0	384
1	1	0	1	1	0	0	0	392
0	1	1	1	0	0	1	1	400



Table 14. CDCE62002 Feedback Divider Settings (continued)

FEEDBACK DIVIDER								
SELFBDIV7	SELFBDIV6	SELFBDIV5	SELFBDIV4	SELFBDIV3	SELFBDIV2	SELFBDIV1	SELFBDIV0	DIVIDE RATIO
1.18	1.17	1.16	1.15	1.14	1.13	1.12	1.11	KATIO
0	1	0	1	1	0	1	1	420
1	0	1	1	0	1	0	1	432
0	1	1	1	1	0	1	0	448
0	1	0	1	1	1	1	1	480
1	0	0	1	0	0	1	1	500
1	0	1	1	1	0	0	1	504
0	1	1	1	1	1	1	0	512
0	1	1	1	1	0	1	1	560
1	0	1	1	0	1	1	0	576
1	1	0	1	1	0	0	1	588
1	0	0	1	0	1	1	1	600
0	1	1	1	1	1	1	1	640
1	0	1	1	1	0	1	0	672
1	0	0	1	1	0	1	1	700
1	0	1	1	0	1	1	1	720
1	0	1	1	1	1	1	0	768
1	1	0	1	1	0	1	0	784
1	0	0	1	1	1	1	1	800
1	0	1	1	1	0	1	1	840
1	1	0	1	1	1	1	0	896
1	0	1	1	1	1	1	1	960
1	1	0	1	1	0	1	1	980
1	1	1	1	1	1	1	0	1024
1	1	0	1	1	1	1	1	1120
1	1	1	1	1	1	1	1	1280

Table 15 shows how to configure the Feedback Bypass Divider.



Table 15. CDCE62002 Feedback Bypass Divider Settings

FE			
SELBPDIV2	SELBPDIV1	SELBPDIV0	DIVIDE RATIO
1.21	1.20	1.19	
0	0	0	2
0	0	1	5
0	1	0	8
0	1	1	10
1	0	0	16
1	0	1	20
1	1	0	RESERVED
1	1	1	1(bypass)

VCO Select

Table 16 illustrates how to control the dual voltage controlled oscillators.

Table 16. CDCE62002 VCO Select

BIT NAME →	VCO SELECT SELVCO	VCO CHARACTERISTICS			
$\textbf{REGISTER NAME} \rightarrow$	1.0	VCO RANGE	Fmin (MHz)	Fmax (MHz)	
	0	Low	1750	2046	
	1	High	2040	2356	

Prescaler

Table 17 shows how to configure the prescaler.

Table 17. CDCE62002 Prescaler Settings

SET			
SELPRESCB	SELPRESCA	DIVIDE RATIO	
1.10	1.9		
0	0	5	
1	0	4	
0	1	3	
1	1	2	



Loop Filter

Figure 28 depicts the loop filter topology of the CDCE62002. It facilitates both internal and external implementations providing optimal flexibility.




Figure 28. CDCE62002 Loop Filter Topology

Internal Loop Filter Component Configuration

Figure 28 illustrates the switching between four fixed internal loop filter settings and the external loop filter setting. Table 18 shows that the CDCE62002 has 16 settings different settings for the loop filter. Four of the settings are internal and twelve are external.

Charge **LFRCSEL** Pump 3 C3 2 0 **Loop Filter** C1 C2 R2 R3 Current 0 0 0 0 Internal 1.5 pF 473.5 pF 4.0k 5k 2.5 pF 1.5 mA 0 0 1 1.5 pF 473.5 pF 4.0k 5k 0 Internal 2.5 pF 400 µA 0 0 1.5 pF 473.5 pF 2.7k 5k 2.5 pF 1 0 Internal 250 µA 0 1 473.5 pF 0 1 Internal 1.5 pF 2.7k 5k 2.5 pF 150 µA 0 0 0 External 20k 112 pF 1.0 mA 1 Χ Χ Χ 0 1 0 1 External Χ Χ Χ 20k 112 pF 2.0 mA 0 1 0 Χ Χ Χ 1 External 20k 112 pF 3.0 mA 0 1 1 1 External Χ Χ Χ 20k 112 pF 3.75 mA 1 0 0 0 Χ Χ Χ 10k 100 pF External 1.0 mA Х 1 0 0 1 External Χ Χ 10k 100 pF 2.0 mA 0 1 0 External Χ Χ Χ 10k 100 pF 1 3.0 mA 1 Х 1 0 1 External Χ Χ 10k 100 pF 3.75 mA 0 0 Χ Χ Χ 5k 100 pF 1 1 External 1.0 mA

Table 18. CDCE62002 Loop Filter Settings

1

0

1

External

External

External

1

1

1

1

1

1

0

1

1

64 pF

48 pF

38 pF

2.0 mA

3.0 mA

3.75 mA

Χ

Χ

Χ

Χ

Χ

Χ

5k

5k

5k

Χ

Χ

Χ



Lock Detect

The CDCE62002 provides a lock detect indicator circuit that can be detected on an external Pin PLL_LOCK (Pin 32) and internally by reading PLLLOCKPIN bit (6) in Register 2.

Two signals whose phase difference is less than a prescribed amount are 'locked' otherwise they are 'unlocked'. The phase frequency detector / charge pump compares the clock provided by the input divider and the feedback divider; using the input divider as the phase reference. The lock detect circuit implements a programmable lock detect window. Table 19 shows an overview of how to configure the lock detect feature. The PLL_LOCK pin will possibly jitter several times between lock and out of lock until the PLL achieves a stable lock. If desired, choosing a wide loop bandwidth and a high number of successive clock cycles virtually eliminates this characteristic. PLL_LOCK will return to out of lock, if just one cycle is outside the lock detect window or if a cycle slip occurs.




Figure 29. CDCE62002 Lock Detect

LOCK DETECT LOCK DETECT LOCKW(0) BIT NAME → LOCKW(1) **WINDOW REGISTER NAME -**0.13 0.14 0 0 2.1 ns 0 1 4.6 ns 1 0 7.2 ns 1 1 19.9 ns

Table 19. CDCE62002 Lock Detect Control

VCO Calibration

The CDCE62002 includes two on-chip LC oscillator-based VCOs with low phase noise covering a frequency range of 1.75 GHz to 2.356 GHz. The VCO must be calibrated to ensure proper operation over the valid device operating conditions. VCO calibration is controlled by the reference clock input. This calibration requires that the PLL be set up properly to lock the PLL loop and that the reference clock input be present.

The device enters self-calibration of the VCO automatically at power up, after the registers have been loaded from the EEPROM and an input clock signal is detected. If there is no input clock available during power up, the VCO will wait for reference clock before starting calibration.

If the input signal is not valid during self-calibration, it is necessary to re-initiate VCO calibration after the input clock signal stabilizes. **IMPORTANT NOTE:** Re-calibration is also necessary anytime a PLL setting is changed (e.g. divider ratios in the PLL or loop filter settings are adjusted).

VCO calibration can be initiated by writing to register 2 bits 7, 13 and 20.



Table 20. VCO Calibration Method Through Register Programming

CALSELECT Reg 2.13	PLLRESET 2.20	PD 2.7	VCO CALIBRATION MECHANISM ⁽¹⁾
1	1-0-1	1	VCO calibration starts at PLLRESET toggling low-to-high. The outputs turn off for the duration of the calibration, which is a few ns.
0	Х	1-0-1	Device is powered down when \overline{PD} is toggle 1-to-0. All outputs are disabled while \overline{PD} is zero. After asserting \overline{PD} from zero to one the VCO becomes calibrated and immediately afterwards the device outputs turn on.

⁽¹⁾ A VCO calibration is also initiated if the external PD pin is toggle high-low-high. In this case all EEPROM registers become reloaded into the device and the CALSELECT bit is reset to 0.

Crystal Input Interface

Fundamental mode is the recommended oscillation mode of operation for the input crystal and parallel resonance is the recommended type of circuit for the crystal.

A crystal load capacitance refers to all capacitances in the oscillator feedback loop. It is equal to the amount of capacitance seen between the terminals of the crystal in the circuit. For parallel resonant mode circuits, the correct load capacitance is necessary to ensure the oscillation of the crystal within the expected parameters.

The CDCE62002 implements an input crystal oscillator circuitry, known as the Colpitts oscillator, and requires one pad of the crystal to interface with the AUX_IN pin; the other pad of the crystal is tied to ground. In this crystal interface, it is important to account for all sources of capacitance when calculating the correct value for the discrete capacitor component, CL, for a design.

The CDCE62002 has been characterized with 10-pF parallel resonant crystals. The input crystal oscillator stage in the CDCE62002 is designed to oscillate at the correct frequency for all parallel resonant crystals with low-pull capability and rated with a load capacitance that is equal to the sum of the on-chip load capacitance at the AUX_IN pin (10-pF), crystal stray capacitance, and board parasitic capacitance between the crystal and AUX_IN pin.

The normalized frequency error of the crystal, as a result of load capacitance mismatch, can be calculated as Equation 4:

$$\frac{\Delta f}{f} = \frac{C_S}{2(C_{L,R} + C_O)} - \frac{C_S}{2(C_{L,A} + C_O)}$$
(4)

Where:

C_S is the motional capacitance of the crystal

C₀ is the shunt capacitance of the crystal

C_{LR} is the rated load capacitance for the crystal

C_{I A} is the actual load capacitance in the implemented PCB for the crystal

Δf is the frequency error of the crystal

f is the rated frequency of the crystal

The first three parameters can be obtained from the crystal vendor.

To minimize the frequency error of the crystal to meet application requirements, the difference between the rated load capacitance and the actual load capacitance should be minimized and a crystal with low-pull capability (low CS) should be used.

For example, if an application requires less than ± 50 ppm frequency error and a crystal with less than ± 50 ppm frequency tolerance is picked, the characteristics are as follows: $C_0 = 7$ pF, $C_S = 10$ pF, and $C_{L,R} = 12$ pF. To meet the required frequency error, calculate $C_{L,A}$ using Equation 4 to be 17 pF. Subtracting $C_{L,R}$ from $C_{L,A}$, results in 5 pF; care must be taken during printed circuit board (PCB) layout with the crystal and the CDCE62002 to ensure that the sum of the crystal stray capacitance and board parasitic capacitance is less than the calculated 5 pF.



Good layout practices are fundamental to the correct operation and reliability of the oscillator. It is critical to locate the crystal components very close to the XIN pin to minimize routing distances. Long traces in the oscillator circuit are a very common source of problems. Do not route other signals across the oscillator circuit. Also, make sure power and high-frequency traces are routed as far away as possible to avoid crosstalk and noise coupling. Avoid the use of vias; if the routing becomes very complex, it is better to use $0-\Omega$ resistors as bridges to go over other signals. Vias in the oscillator circuit should only be used for connections to the ground plane. Do not share ground connections; instead, make a separate connection to ground for each component that requires grounding. If possible, place multiple vias in parallel for each connection to the ground plane. Especially in the Colpitts oscillator configuration, the oscillator is very sensitive to capacitance in parallel with the crystal. Therefore, the layout must be designed to minimize stray capacitance across the crystal to less than 5 pF total under all circumstances to ensure proper crystal oscillation. Be sure to take into account both PCB and crystal stray capacitance.

Start-up Time Estimation

The CDCE62002 startup time can be estimated based on the parameters defined in Table 21 and graphically shown in Figure 30.

PARAMETER DEFINITION DESCRIPTION METHOD OF DETERMINATION Power-supply rise time to low limit of Power On Time required for power supply to ramp to Power-up time (low limit) t_{pul} Reset (POR) trip point 2.27 V Power-up time (high Power-supply rise time to high limit of Power On Time required for power supply to ramp to t_{puh} Reset (POR) trip point limit) 2.64 V After POR releases, the Colpitts oscillator is 500 µs best-case and 800 µs worst-case enabled. This start-up time is required for the Reference start-up time (This is only for crystal connected to t_{rsu} oscillator to generate the requisite signal levels for AUX_IN) the delay block to be clocked by the reference input $t_{delay} = 16384 \text{ x } t_{id}$ Internal delay time generated from the clock. This t_{id} = period of input clock to the input Delay time t_{delay} delay provides time for the oscillator to stabilize. VCO calibration time generated from the PFD clock. $t_{VCO_CAL} = 550 \text{ x } t_{PFD}$ This process selects the operating point for the VCO calibration time t_{VCO_CAL} t_{PFD} = period of the PFD clock VCO based on the PLL settings. $t_{PLL_LOCK} = 3/LBW$ Time required for PLL to lock within ±10 ppm of PLL lock time t_{PLL_LOCK} reference frequency LBW = PLL Loop Bandwidth

Table 21. Start-up Time Dependencies




Figure 30. Start-up Time dependencies



Device Power Calculation and Thermal Management

The CDCE62002 is a high performance device; therefore careful attention must be paid to device configuration and printed circuit board layout with respect to power consumption. Table 22 provides the power consumption for the individual blocks within the CDCE62002. To estimate total power consumption, calculate the sum of the products of the number of blocks used and the power dissipated of each corresponding block.

		•
INTERNAL BLOCK (Power at 3.3V)	POWER DISSIPATED PER BLOCK (mW)	NUMBER OF BLOCKS PER DEVICE
Input Circuit	32	1
PLL and VCO Core	333	1
Output Divider	92	2
Output Buffer (LVPECL)	150	2
Output Buffer (LVDS)	95	2
Output Buffer (LVCMOS)	62	4

Table 22. CDCE62002 Power Consumption

This power estimate determines the degree of thermal management required for a specific design. Observing good thermal layout practices enables the thermal pad on the backside of the QFN-32 package to provide a good thermal path between the die contained within the package and the ambient air. This thermal pad also serves as the ground connection the device; therefore, a low inductance connection to the ground plane is essential.




Figure 31. CDCE62002 Recommended PCB Layout

CDCE62002 Power Supply Bypassing – Recommended Layout

Figure 32 shows a conceptual layout focusing on power supply bypass capacitor placement. If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult. If the capacitors are mounted on the component side, 0201 components must be used to facilitate signal routing. In either case, the connections between the capacitor and the power supply terminal on the device must be kept as short as possible.




Figure 32. CDCE62002 Power Supply Bypassing

Submit Documentation Feedback



APPLICATION INFORMATION AND GENERAL USAGE HINTS

Clock Generator

The CDCE62002 can generate 1 to 4 low noise clocks from a single crystal or crystal oscillator as follows:




Figure 33. CDCE62002 as a Clock Generator

SERDES Startup and Clock Cleaner

The CDCE62002 can serve as a SERDES device companion by providing a crystal based reference for the SERDES device to lock to receive data stream and when the SERDES locks to the data and outputs the recovered clock the CDCE62002 can switch and use the recovered clock and serve as a jitter cleaner.




Figure 34. CDCE62002 Clocking SERDES

Since the jitter of the recovered clock can be above 100 ps (RMS) the output jitter from CDCE62002 can be as low and 6 ps (RMS) depending on the external loop filter configuration.



CLOCKING ADCS WITH THE CDCE62002

High-speed analog to digital converters incorporate high input bandwidth on both the analog port and the sample clock port. Often the input bandwidth far exceeds the sample rate of the converter. Engineers regularly implement receiver chains that take advantage of the characteristics of bandpass sampling. This implementation trend often causes engineers working in communications system design to encounter the term "clock limited performance". Therefore, it is important to understand the impact of clock jitter on ADC performance. The following equation shows the relationship of data converter signal to noise ratio (SNR) to total jitter:

$$SNR_{jitter} = 20log_{10} \left[\frac{1}{2\pi f_{in} jitter_{total}} \right]$$
 (5)

Total jitter comprises two components: the intrinsic aperture jitter of the converter and the jitter of the sample clock:

$$jitter_{total} = \sqrt{(jitter_{ADC})^2 + (jitter_{CLK})^2}$$
(6)

With respect to an ADC with N-bits of resolution, ignoring total jitter, ADC quantization error, and input noise, the following equation shows the relationship between resolution and SNR:

$$SNR_{ADC} = 6.02N + 1.76$$
 (7)

Figure 35 plots Equation 5 and Equation 7 for constant values of total jitter. When used in conjunction with most ADCs, the CDCE62002 supports a total jitter performance value of <1ps.

Data Converter Jitter Requirements




Figure 35. Data Converter Jitter Requirements



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Original (June, 2009) to Revision A	Page
•	Added NOTE: All VCC pins need to be connected for the device to operate properly.	3
•	Added information to Pin 18 description - The input has an internal 150-kΩ pull-up resist	4
•	Changed graphic input naming	5
•	Changed graphic input naming	6
•	Changed P _{LVPECL} , P _{LVDS} , P _{LVCMOS} and P _{OFF} Unit values From: W To: mW	9
•	Deleted underscore before IN+	9
•	Deleted 6 from 8006	12
•	Changed Y4 to Y1	13
•	Added t _r / t _f MIN, TYP, and MAX values	13
•	Added (Reg 0 RAM bit 9 = 0) to f _{REF - Diff REF DIV}	15
•	Changed REF into REF_IN	
•	Changed part number error	17
•	Changed REFERENCE to REF_IN and AUXILARY to AUX_IN, Table 6	20
•	Changed power to current	20
•	Changed the description of bits 0 - 5 To: TI Test Registers. For TI Use Only in Table 9	
•	Changed graphic	23
•	Changed Table 10	23
•	Changed PDDRESET to PLLRESET, in Table 10	23
•	Changed Power_Down to PD, in Table 10	23
•	Changed PRI_IN to REF_IN in Figure 22	
•	Changed PRI_IN to REF_IN	
•	Changed PRI_IN to REF_IN	
CI	nanges from Revision A (July, 2009) to Revision B	Page
•	Deleted feature reference to "Single Ended Clock Source or Crystal." and "LVCMOS Input of up to 75MHz"	1
	Deleted references to single ended inputs and CMOS clock from description.	
	Changed the description of Pin 2, AUX_IN	
	Deleted references to EEPROM Locking from "Interface and Control Block" section	
	Deleted "LVCMOS INPUT MODE (AUX_IN)" section from Electrical Characteristic	
	Changed Crystal Shunt Capacitance to Crystal Load Capacitance with a MIN value of 8	
	Deleted "LVCMOS INPUT MODE (AUX_IN)" section from Electrical Characteristic	
	Deleted f _{REF - Single} paramter from AUXILARY_IN_REQUIRMENTS	
	Changed EXTFEEDBACK to RESERVED for bit 10 in Table 6	
	Changed EELOCK to RESERVED for bit 30 in Table 8	
	Changed Auxiliary Input Port section	
	Deleted External Feed Back Mode section	
	Deleted External Feedback Option section	
	· • • • • • • • • • • • •	



Cł	nanges from Revision B (February 2010) to Revision C	Page
	Changed Pin Functions table, Pins 9, 12 to VCC_OUT0. Pins 13 and 16 to VCC_OUT1	3
•	Changed pin 31 From: Power To: A. Power in Pin Functions table	
•	Changed Pin 7 to open drain in Pin Functions table	
	Changed Note1 of the Pin Functions table	
	Changed the description of Pin 30, REF_IN	
	Changed the description of Pin 19, TESTSYNC To: Reserved Pinresistor.	
	Deleted Dividers and from ELEC CHARACTERISTICS table in row P _{OFF}	
	Changed Crytal input section first row From: Crystal Load Capacitance To: On-chip Load Capacitance	
	Added SPI OUTPUT row From: PLL To: PLL_LOCK	
	Changed t _r / t _f Max value From: 735 To: 135	
	Deleted (Reg 0 RAM bit 9 = 1) and (Reg 0 RAM bit 9 = 0) from the TIMING REQUIREMENTS table	
•	Added Driver Level and Max shunt capacitance to AUXILARY_IN REQUIREMENT in the TIMING REQUIREMENTS table	3
	Deleted Columns from Table 2: LVDS-HP and LVCMOS-HP	
	Changed Table 3	
•	Changed the OUTPUT TO OUTPUT ISOLATION section	
	Deleted the SPI CONTROL INTERFACE TIMING section	
	Changed figure Figure 12	
•	Changed the INTERFACE AND CONTROL BLOCK section	
	Changed Table 7, RAM BITS To REGISTER BITS	
	Deleted the First four rows in Table 8 and the first column	
•	Deleted (6 settings+DisAble+Enable) in Register bit 19 of Table 8	
	Added; set '0' to TI use Only in bit 26 in Table 8	
	Changed the description of bit 27 in Table 8	
•	Deleted the First four rows in Table 9 and the first column	
	Changed Figure 21	
	Changed the Reference Input Buffer section	
	Changed Figure 23	
	Changed the Smart Multiplexer Dividers section	
	Changed Changed the text in the Smart Multiplexer Divider section	
	Changed Figure 27	
	Deleted column "3 db Corner C3R3" from Table 18	
	Added sections: VCO Calibration, Crystal Input Interface, and Startup Time	
_	Changed Figure 34	30
Cł	nanges from Revision C (March 2011) to Revision D	Page
•	Added a sentence below Equation 3	8
•	Added 3 rows in TIMING REQUIREMENTS table, under Duty Cycle row	15
•	Added a reference to Table 11 and 2 references to Table 12 in Table 6	20
•	Added 6 crossreferences to Table 8	21
•	Changed changed last row in Table 8 Description column, from "always reads 1" to "May read back to 1 or 0"	21
•	Changed last row last column in Figure 23 truth table from "Disabled" to "Input Buffer Termination Disabled"	26
•	Changed in Table 13, second column, 5th and 6th row from 1 to 0	29



PACKAGE OPTION ADDENDUM

24-.lan-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
CDCE62002RHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		CDCE 62002	Samples
CDCE62002RHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		CDCE 62002	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE62002RHBR	QFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCE62002RHBT	QFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE62002RHBR	QFN	RHB	32	3000	338.1	338.1	20.6
CDCE62002RHBT	QFN	RHB	32	250	210.0	185.0	35.0

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RHB (S-PVQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com