

**Features**

- 3-Multiplier configuration (1x, 2x, 4x ref)
- 10 MHz to 166.67 MHz operating range (reference input from 10 MHz to 41.67 MHz)
- Phase alignment
- 80 ps typical period jitter
- Output enable pin
- 3.3 V operation
- 5 V tolerant input
- 8-pin 150-mil small-outline integrated circuit (SOIC) package
- Commercial temperature range

**Functional Description**

The CY2303 is a 3 output 3.3 V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.


The part allows user to obtain 1x, 2x, and 4x REFIN output frequencies on respective output pins.

The CY2303 has an on-chip PLL, which locks to an input clock presented on the REFIN pin. The PLL feedback is internally connected to the REF output. The input-to-output is guaranteed to be less than  $\pm 200$  ps, and output-to-output skew is guaranteed to be less than 200 ps.

Multiple CY2303 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 400 ps.

For a complete list of related documentation, click [here](#).

**Logic Block Diagram**




## Contents

<b>Pin Configurations</b> .....	<b>3</b>	<b>Reference Documents</b> .....	<b>10</b>
<b>Pin Description</b> .....	<b>3</b>	<b>Errata</b> .....	<b>11</b>
<b>Maximum Ratings</b> .....	<b>4</b>	Part Numbers Affected .....	11
<b>Operating Conditions</b> .....	<b>4</b>	CY2303 Errata Summary .....	11
<b>Electrical Characteristics</b> .....	<b>4</b>	CY2303 Qualification Status of fixed silicon .....	11
<b>Switching Characteristics</b> .....	<b>5</b>	<b>Document History Page</b> .....	<b>13</b>
<b>Switching Waveforms</b> .....	<b>6</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>14</b>
<b>Test Circuits</b> .....	<b>7</b>	Worldwide Sales and Design Support .....	14
<b>Ordering Information</b> .....	<b>8</b>	Products .....	14
Ordering Code Definitions .....	8	PSoC® Solutions .....	14
<b>Package Diagram</b> .....	<b>9</b>	Cypress Developer Community .....	14
<b>Acronyms</b> .....	<b>10</b>	Technical Support .....	14
<b>Document Conventions</b> .....	<b>10</b>		
Units of Measure .....	10		

## Pin Configurations

Figure 1. 8-pin SOIC pinout



## Pin Description

Pin	Signal <sup>[1]</sup>	Description
1	REF	REF output (1x reference input)
2	GND	Ground
3	REFIN	Input reference frequency, 5 V tolerant input
4	N/C	No connect
5	REFx2	2x reference input
6	REFx4	4x reference input
7	V <sub>DD</sub>	3.3 V supply
8	OE	Output enable (weak pull-up)

**Note**

1. Weak pull-down on all outputs.

### Maximum Ratings

Supply voltage to ground potential .....	-0.5 V to +7.0 V	Storage temperature .....	-65 °C to +150 °C
DC input voltage (except ref) .....	-0.5 V to $V_{DD} + 0.5 V$	Junction temperature .....	150 °C
DC input voltage REFIN .....	-0.5 V to 7 V	Static discharge voltage (per MIL-STD-883, method 3015) .....	> 2000 V

### Operating Conditions

Parameter	Description	Min	Max	Unit
$V_{DD}$	Supply voltage	3.0	3.6	V
$T_A$	Operating temperature (ambient temperature)	0	70	°C
$C_L$	Load capacitance, 10 MHz < $F_{OUT}$ < 133.33 MHz	-	18	pF
	Load capacitance, 133.33 MHz < $F_{OUT}$ < 166.67 MHz	-	12	pF
$C_{IN}$	Input capacitance	-	7	pF
$t_{PU}$	Power-up time for all $V_{DD}$ 's to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	ms

### Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
$V_{IL}$	Input LOW voltage		-	0.8	V
$V_{IH}$	Input HIGH voltage		2.0	-	V
$I_{IL}$	Input LOW current	$V_{IN} = 0 V$	-	100	$\mu A$
$I_{IH}$	Input HIGH current	$V_{IN} = V_{DD}$	-	50	$\mu A$
$V_{OL}$	Output LOW voltage <sup>[2]</sup>	$I_{OL} = 8 mA$	-	0.4	V
$V_{OH}$	Output HIGH voltage <sup>[2]</sup>	$I_{OH} = -8 mA$	2.4	-	V
$I_{DD}$	Supply current	Unloaded outputs, REFIN = 41.67 MHz	-	45	mA
		Unloaded outputs, REFIN = 25 MHz	-	32	mA
		Unloaded outputs, REFIN = 10 MHz	-	18	mA

**Note**

2. Parameter is guaranteed by design and characterization. It is not 100% tested in production.

### Switching Characteristics

Parameter	Name	Test Conditions	Min	Typ	Max	Unit
1/t <sub>1</sub>	Output frequency	18-pF load	10	–	133.33	MHz
		12-pF load	–	–	166.67	MHz
	Duty cycle <sup>[3]</sup> = t <sub>2</sub> ÷ t <sub>1</sub>	Measured at V <sub>DD</sub> /2	40	50	60	%
t <sub>3</sub>	Rise time <sup>[3]</sup>	Measured between 0.8 V and 2.0 V	–	–	1.20	ns
t <sub>4</sub>	Fall time <sup>[3]</sup>	Measured between 0.8 V and 2.0 V	–	–	1.20	ns
t <sub>5</sub>	Output to output skew on rising edges <sup>[3]</sup>	All outputs equally loaded Measured at V <sub>DD</sub> /2	–	–	200	ps
t <sub>6</sub>	Delay, REFIN rising edge to REF rising edge <sup>[3]</sup>	Measured at V <sub>DD</sub> /2 from REFIN to any output	–	–	±200	ps
t <sub>7</sub>	Device to device skew <sup>[3]</sup>	Measured at V <sub>DD</sub> /2 on the REF pin of the device (pin 1)	–	–	400	ps
t <sub>J</sub>	Period jitter <sup>[3]</sup>	Measured at F <sub>OUT</sub> < 133.33 MHz, loaded outputs, 18-pF load	–	±80	±175	ps
t <sub>LOCK</sub>	PLL lock time <sup>[3]</sup>	Stable power supply, valid clocks presented on REFIN	–	–	1.0	ms

**Note**

3. All parameters are specified with loaded outputs.

## Switching Waveforms

Figure 2. Duty Cycle Timing




Figure 3. All Outputs Rise/Fall Time




Figure 4. Output to Output Skew




Figure 5. Input to Output Propagation Delay






Figure 6. Device to Device Skew



## Test Circuits


Figure 7. Test Circuit #1



**Ordering Information**


Ordering Code	Package Type	Operating Range
<b>Pb-free</b>		
CY2303SXC	8-pin SOIC (150 Mils)	Commercial (0 °C to 70 °C)
CY2303SXCT	8-pin SOIC (150 Mils) - Tape and Reel	Commercial (0 °C to 70 °C)

**Ordering Code Definitions**



Package Diagram

Figure 8. 8-pin SOIC (150 Mils) S0815/SZ815/SW815 Package Outline, 51-85066



51-85066 \*F

## Acronyms

Acronym	Description
FBK	Feedback
OE	Output Enable
PLL	Phase Locked Loop
REFIN	Reference Input

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
Hz	hertz
kHz	kilohertz
MHz	megahertz
μA	microampere
μF	microfarad
μs	microsecond
μV	microvolt
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
pA	picoampere
pF	picofarad
ps	picosecond
V	volt

## Reference Documents

Reference documents are available through your local Cypress sales representative. You can also direct your requests to [tsbusdev@cypress.com](mailto:tsbusdev@cypress.com).

Document Number	Document Title	Description
NA	NA	NA

## Errata

This section describes the errors, workaround solution and silicon design fixes for Cypress zero delay clock buffers belonging to the families CY2303. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

### Part Numbers Affected

**Table 1. Part Numbers Affected**

Part Number	Device Variants
CY2303SXC	All Variants
CY2303SXCT	All Variants

### CY2303 Errata Summary

Items	Part Number	Fix Status
Start up lock time issue [CY2303]	All	Silicon fixed. New silicon available from WW 10 of 2013

### CY2303 Qualification Status of fixed silicon

Product Status: In production

Qualification report last updated on 11/27/2012

<http://www.cypress.com/?rID=72595>

#### 1. Start up lock time issue

##### ■ Problem Definition

Output of CY2304 fails to locks within 1 ms upon power up (as per datasheet spec)

##### ■ Parameters Affected

PLL lock time

##### ■ Trigger Condition(s)

Start up

##### ■ Scope of Impact

It can impact the performance of system and its throughput


##### ■ Workaround

Apply reference input (RefClk) before power up ( $V_{DD}$ ). If RefClk is applied after power up, noise gets coupled on the output and propagates back to the PLL causing it to take higher time to acquire lock. If reference input is present during power up, noise will not propagate to the PLL and device will start up normally without problems.

##### ■ Fix Status

This issue is due to design marginality. Two minor design modifications have been made to address this problem.

- Addition of VCO bias detector block as shown in the following figure keeps comparator power down till VCO bias is present and thereby eliminating the propagation of noise to feedback.
- Bias generator enhancement for successful initialization.



## Document History Page

Document Title: CY2303, Phase-Aligned Clock Multiplier Document Number: 38-07249				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	110514	SZV	01/07/02	Change from Spec number: 38-01036 to 38-07249
*A	121852	RBI	12/14/02	Power up requirements added to Operating Conditions Information
*B	390413	RGL	08/10/05	Added Lead-free devices Added typical values for jitter
*C	2568533	AESA	09/23/08	Updated template. Removed part number CY2303SC and CY2303SI from Selector Guide table. Removed part number CY2303SC, CY2303SCT, CY2303SI, and CY2303SIT.
*D	2897294	KVM	03/22/10	Removed part numbers CY2303SXI and CY2303SXIT from ordering information table and related industrial temperature references. Updated package diagram. Updated copyright section.
*E	3026183	BASH	09/01/2010	Updated $t_j$ from 80 ps to $\pm 80$ ps in <a href="#">Switching Characteristics</a> on page 3. Added <a href="#">Ordering Code Definitions</a> . Added <a href="#">Acronyms, Units of Measure and Reference Documents</a> .
*F	4018186	CINM	06/10/2013	Updated <a href="#">Package Diagram</a> : spec 51-85066 – Changed revision from *D to *F. Added <a href="#">Errata</a> .
*G	4127379	CINM	10/23/2013	Updated in new template. Completing Sunset Review.
*H	4578443	TAVA	10/25/2014	Added related documentation hyperlink in page 1.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="#">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="#">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="#">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="#">cypress.com/go/powerpsoc</a> <a href="#">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="#">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="#">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="#">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="#">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="#">cypress.com/go/wireless</a>

#### PSoC<sup>®</sup> Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

---

© Cypress Semiconductor Corporation, 2002-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# AMEYA360

## Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit [www.ameya360.com](http://www.ameya360.com)

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd  
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email [amall@ameya360.com](mailto:amall@ameya360.com)

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email [service@ameya360.com](mailto:service@ameya360.com)

➤ Partnership :

Tel +86 (21) 64016692-8333

Email [mkt@ameya360.com](mailto:mkt@ameya360.com)