

4-BRIDGE SERIAL INTERFACE MOTOR DRIVER

Check for Samples: DRV8823-Q1

FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- PWM Motor Driver with Four H-Bridges
 - Drives Two Stepper Motors, One Stepper and Two DC Motors, or Four DC Motors
 - Up to 1.5-A Current Per Winding
 - Low On-Resistance
 - Programmable Maximum Winding Current
 - Three-Bit Winding Current Control Allows up to Eight Current Levels
 - Selectable Slow or Mixed Decay Modes

- 8-V to 32-V Operating Supply Voltage Range
- Internal Charge Pump for Gate Drive
- Built-in 3.3-V Reference
- Serial Digital Control Interface
- Fully Protected Against Undervoltage, Overtemperature, and Overcurrent
- Thermally Enhanced Surface Mount Package

APPLICATIONS

Automotive

DESCRIPTION

The DRV8823-Q1 device provides an integrated motor driver solution for printers and other office automation equipment applications.

The motor driver circuit includes four H-bridge drivers. Each of the motor driver blocks employ N-channel power MOSFETs configured as an H-bridge to drive the motor windings.

A simple serial interface allows control of all functions of the motor driver with only a few digital signals. A low-power sleep function is also provided.

The motor drivers provide PWM current control capability. The current is programmable, based on an externally supplied reference voltage and an external current sense resistor. In addition, eight current levels (set through the serial interface) allow microstepping with bipolar stepper motors.

Internal shutdown functions are provided for overcurrent protection, short circuit protection, undervoltage lockout and overtemperature.

The DRV8823-Q1 is packaged in a 48 pin HTSSOP package (Eco-friendly: RoHS and no Sb/Br).

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾	PACKAGE ⁽²⁾ ORDERABLE PART NUMBER				
-40°C to 125°C	PowerPAD™ (HTSSOP) - DCA	Reel of 2000	DRV8823QDCARQ1	DRV8823Q		

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



FUNCTIONAL BLOCK DIAGRAM





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PIN FUNCTIONS

PIN		(1)						
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS				
POWER AN	D GROUN	D						
VM (4 pins)	1, 2, 23, 24	-	Motor supply voltage (multiple pins)	Connect all VM pins together to motor supply voltage. Bypass to GND with several 0.1-µF, 35-V ceramic capacitors.				
V3P3	16	-	3.3 V regulator output	Bypass to GND with 0.47-µF, 6.3-V ceramic capacitor.				
GND	10–15, 34–39	-	Power ground (multiple pins)	Connect all PGND pins to GND and solder to copper heatsink areas.				
CP1	7	Ю	Charge nump flying capacitor	Connect a 0.01 UE connector between CR1 and CR2				
CP2	8	Ю	Charge pump flying capacitor	Connect a 0.01-µF capacitor between CP1 and CP2.				
VCP	9	Ю	Charge pump storage capacitor	Connect a 0.1-µF, 16 V ceramic capacitor to V _M .				
MOTOR DRI	VERS							
ABVREF	17	I	Bridge A & B current set reference voltage	Sets current trip threshold				
AOUT1	5	0	Bridge A output 1	Connect to first coil of bipolar stepper motor 1, or DC motor				
AOUT2	3	0	Bridge A output 2	winding.				
ISENA	4	-	Bridge A current sense	Connect to current sense resistor for bridge A.				
BOUT1	48	0	Bridge B output 1	Connect to second coil of bipolar stepper motor 1, or DC				
BOUT2	46	0	Bridge B output 2	motor winding.				
ISENB	47	-	Bridge B current sense	Connect to current sense resistor for bridge B.				
CDVREF	18	I	Bridge C & D current set reference voltage	Sets current trip threshold				
COUT1	27	0	Bridge C output 1	Connect to first coil of bipolar stepper motor 2, or DC motor				
COUT2	25	0	Bridge C output 2	winding.				
ISENC	26	-	Bridge C current sense	Connect to current sense resistor for bridge C.				
DOUT1	22	0	Bridge D output 1	Connect to second coil of bipolar stepper motor 2, or DC				
DOUT2	20	0	Bridge D output 2	motor winding.				
ISEND	22	-	Bridge D current sense	Connect to current sense resistor for bridge D.				
SERIAL INT	ERFACE							
SDATA	31	I	Serial data input	Data is clocked in on rising edge of SCLK.				
SCLK	33	I	Serial input clock	Logic high enables serial data to be clocked in.				
SCS	45	I	Serial chip select	Logic high latches serial data.				
SSTB	30	I	Serial data strobe	Active low resets serial interface and disables outputs.				
RESETn	43	I	Reset input	Active low input disables outputs and charge pump.				
SLEEPn	42	I	Sleep input					
TEST PINS	•	•						
TEST	19, 28, 29, 32	I	Test inputs	Do not connect these pins - used for factory test only.				

(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output, PU = internal pullup





Figure 1. Logic Inputs





ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNITS	
V_{M}	Power supply voltage range	-0.3 to 34	V	
VI	Logic input voltage range (3)	-0.5 to 5.75	V	
I _{O(peak)}	Peak motor drive output current, t < 1 µs	Internally limite	d	
Io	Motor drive output current (4)	1.5	Α	
P_{D}	Continuous total power dissipation	See Dissipation Ratings Table		
T _J	Operating virtual junction temperature range	-40 to 150	°C	
T _A	Operating ambient temperature range	-40 to 125	°C	
T _{stg}	Storage temperature range	-60 to 150	°C	
CCD roting	Human Body Model (HBM) AEC-Q100 Classification Level H2	2	kV	
ESD rating	Charged Device Model (CDM) AEC-Q100 750 V Classification Level C4B	750	V	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Input pins may be driven in this voltage range regardless of presence or absence of V_M.
- (4) Power dissipation and thermal limits must be observed.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



DISSIPATION RATINGS

BOARD	PACKAGE	$R_{\theta JA}$	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C	T _A = 125°C
Low-K ⁽¹⁾		75.7°C/W	13.2 mW/°C	1.65 W	1.06 W	0.86 W	0.332 W
Low-K ⁽²⁾	DCA	32°C/W	31.3 mW/°C	3.91 W	2.50 W	2.03 W	0.778 W
High-K ⁽³⁾	DCA	30.3°C/W	33 mW/°C	4.13 W	2.48 W	2.15 W	0.83 W
High-K ⁽⁴⁾		22.3°C/W	44.8 mW/°C	5.61 W	3.59 W	2.91 W	1.118 W

- (1) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with no backside copper.
- (2) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with 25-cm² 2-oz copper on back side.
- The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with no backside copper and
- solid 1-oz internal ground plane.

 The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with 25-cm² 1-oz copper on back side and solid 1-oz internal ground plane.

Copyright © 2012-2013, Texas Instruments Incorporated



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{M}	Motor power supply voltage range	8		32	V
I _{MOT}	Continuous motor drive output current ⁽¹⁾		1	1.5	Α
V_{REF}	VREF input voltage	1		4	V

⁽¹⁾ Power dissipation and thermal limits must be observed.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER	SUPPLIES				,		
I_{VM}	V _M operating supply current	V _M = 24 V, no loads		5	8	mA	
V _{UVLO}	V _M undervoltage lockout voltage	V _M rising		6.5	8	V	
V _{CP}	Charge pump voltage	Relative to V _M		12		V	
V _{V3P3}	V _{V3P3} output voltage		3.20	3.30	3.40	V	
LOGIC-I	EVEL INPUTS (INTERNAL PULLDO	WNS)			•		
V_{IL}	Input low voltage				0.7	V	
V_{IH}	Input high voltage		2			V	
V_{HYS}	Input hysteresis		0.3	0.45	0.6	V	
I _{IN}	Input current (internal pulldown current)	VIN = 3.3 V			100	μΑ	
OVERTE	EMPERATURE PROTECTION						
T _{TSD}	Thermal shutdown temperature	Die temperature	150			°C	
MOTOR	DRIVERS						
		$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_A = 25^{\circ}\text{C}$		0.25			
$R_{DS(ON)}$	Motor number 1 FET on resistance (each individual FET)	$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_A = 85^{\circ}\text{C}$		0.31	0.37	Ω	
		$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_A = 85^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$					
		$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_A = 25^{\circ}\text{C}$		0.30			
$R_{DS(ON)}$	Motor number 2 FET on resistance (each individual FET)	$V_{M} = 24 \text{ V}, I_{O} = 0.8 \text{ A}, T_{A} = 85^{\circ}\text{C}$		0.38	0.45	Ω	
	(00011110111000111211)	$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_A = 85^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$.446	.570		
I _{OFF}	Off-state leakage current				±12	μΑ	
f_{PWM}	Motor PWM frequency ⁽¹⁾		42	50	57	kHz	
t _{BLANK}	ITRIP blanking time ⁽²⁾			3.75		μs	
t_{F}	Output fall time		50		350	ns	
t_R	Output rise time		50		350	ns	
I _{OCP}	Overcurrent protect level		1.5	3	4.5	Α	
t_{OCP}	Overcurrent protect trip time		2.7			μs	
t_{MD}	Mixed decay percentage	Measured from beginning of PWM cycle		75%			
CURRE	NT CONTROL						
I _{REF}	xVREF input current	xVREF = 3.3 V	-3		3	μA	
ΔI _{CHOP}	Chopping current accuracy	xVREF = 2.5 V, derived from V3P3; 71% – 100% current	- 5		5	%	
2	•	xVREF = 2.5 V, derived from V3P3; 20% – 56% current	-10		10	10	

⁽¹⁾ Factory option 100 kHz.

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated


⁽²⁾ Factory options for 2.5 μs, 5 μs or 6.25 μs.



TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
1	t _{CYC}	Clock cycle time	62		ns
2	t _{CLKH}	Clock high time	25		ns
3	t _{CLKL}	Clock low time	25		ns
4	t _{SU(SDATA)}	Setup time, SDATA to SCLK	5		ns
5	t _{H(DATA)}	Hold time, SDATA to SCLK	1		ns
6	t _{SU(SCS)}	Setup time, SCS to SCLK	5		ns
7	t _{H(SCS)}	Hold time, SCS to SCLK	1		ns





FUNCTIONAL DESCRIPTION

PWM Motor Drivers

The DRV8823-Q1 device contains four H-bridge motor drivers with current-control PWM circuitry. A block diagram showing drivers A and B of the motor control circuitry (as typically used to drive a bipolar stepper motor) is shown in Figure 2. Drivers C and D are the same as A and B (though the R_{DS(ON)} of the output FETs is different).




Figure 2. Block Diagram

Note that there are multiple VM motor power supply pins. All VM pins must be connected together to the motor supply voltage.

Submit Documentation Feedback



Bridge Control

The xENBL bits in the serial interface registers enable current flow in each H-bridge when set to 1.

The xPHASE bits in the serial interface registers control the direction of current flow through each H-bridge. The following table shows the logic:

xPHASE	xOUT1	xOUT2
1	Н	L
0	L	Н

Current Regulation

The motor driver employs fixed-frequency PWM current regulation (also called current chopping). When a winding is activated, the current through it rises until it reaches a threshold, then the current is switched off until the next PWM period.

The PWM frequency is fixed at 50 kHz, but it may also be set to 100 kHz through the factory option.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the VREF pin.

The full-scale (100%) chopping current is calculated as follows:

$$I_{CHOP} = \frac{V_{REFX}}{5 \times R_{ISENSE}} \tag{1}$$

Example:

If a $0.5-\Omega$ sense resistor is used and the V_{REFx} pin is 2.5 V, the full-scale (100%) chopping current is: $2.5 \text{ V/}(5 \times 0.5 \Omega) = 1 \text{ A}$.

Three serial interface register bits per H-bridge (xI2, xI1 and xI0) are used to scale the current in each bridge as a percentage of the full-scale current set by the VREF input pin and sense resistance. The function of the bits is shown below:

xI2	xl1	xI0	Relative Current (% full-scale chopping current)
0	0	0	20
0	0	1	38
0	1	0	56
0	1	1	71
1	0	0	83
1	0	1	92
1	1	0	98
1	1	1	100

Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at $3.75 \,\mu s$. Note that the blanking time also sets the minimum on time of the PWM.

Product Folder Links: DRV8823-Q1



Decay Mode

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 3 as case 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in Figure 3 as case 2.

In slow decay mode, winding current is recirculated by enabling both of the low-side FETs in the bridge. This is shown in Figure 3 as case 3.




Figure 3. Decay Mode

The DRV8823-Q1 device supports slow decay and a mixed decay mode. Mixed decay mode begins as fast decay, but at a fixed period of time (75% of the PWM cycle) switches to slow decay mode for the remainder of the fixed PWM period.

Slow or mixed decay mode is selected by the state of the xDECAY bits in the serial interface registers. If the xDECAY bit is 0, slow decay is selected. If the xDECAY bit is 1, mixed decay is selected.

Submit Documentation Feedback



Protection Circuits

The DRV8823-Q1 device is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

All of the drivers in the DRV8823-Q1 device are protected with an overcurrent protection (OCP) circuit.

The OCP circuit includes an analog current limit circuit, which acts by removing the gate drive form each output FET if the current through it exceeds a preset level. This circuit limits the current to a level that is safe to prevent damage to the FET.

A digital circuit monitors the analog current limit circuits. If any analog current limit condition exists for longer than a preset period, all drivers in the device are disabled.

The device is re-enabled upon the removal and re-application of power at the VM pins.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all drivers in the device are shut down.

The device remains disabled until the die temperature falls to a safe level. After the temperature falls, the device may be re-enabled upon the removal and re-application of power at the VM pin.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device is disabled. Operation resumes when VM rises above the UVLO threshold. The indexer logic is reset to its initial condition in the event of an undervoltage lockout.

Shoot-Through Current Prevention

The gate drive to each FET in the H-bridge is controlled to prevent any cross-conduction (shoot-through current) during transitions.

Serial Data Transmission

Data transfers consist of 16 bits of serial data, shifted into the SDATA pin LSB first.

On serial writes to the DRV8823-Q1 device, additional clock edges following the final data bit continues to shift data bits into the data register; therefore, the last 16 bits presented are latched and used.

One of two registers is selected by setting bits in an address field in the four upper bits in the serial data transferred (ADDR in the tables below). One 16-bit register is used to control motor number 1 (bridges A and B), and a second 16-bit register is used to control motor 2 (bridges C and D).

Data can only be transferred into the serial interface if the SCS input pin is active high.

Data is initially clocked in to a temporary holding register. This data is latched into the motor driver on the rising edge of the SSTB pin. If the SSTB pin is tied high at all times, the data will be latched in after all 16 bits have been transferred.

Product Folder Links: DRV8823-Q1



Data Format


Table 1. Motor 1 Command (Bridges A and B)

Bit	D15- D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	ADDR (= 0000)	BDECAY	B12	B11	B10	BPHASE	BENBL	ADECAY	A12	A11	A10	APHASE	AENBL
Reset Value	х	0	0	0	0	0	0	0	0	0	0	0	0

Table 2. Motor 2 Command (Bridges C and D)

Bit	D15– D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	ADDR (= 0001)	DDECAY	D12	D11	D10	DPHASE	DENBL	CDECAY	C12	C11	C10	CPHASE	CENBL
Reset Value	х	0	0	0	0	0	0	0	0	0	0	0	0

Serial Data Timing



Note 1: Any amount of time is allowed between clocks, or groups of clocks, as long as SCS stays active. This allows 8- or 16-bit transfers.

Note 2: If more than 16 clock edges are presented while transferring data (while SCS is still high), data continues to be shifted into the data register.

Figure 4. Serial Data Timing Diagram

Submit Documentation Feedback



THERMAL INFORMATION

Thermal Protection

The DRV8823-Q1 device has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8823-Q1 device is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by Equation 2.

$$P_{TOT} = 4 \times R_{DS(ON)} \times (I_{OUT(RMS)})^{2}$$
(2)

Where: P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current applied to each winding. $I_{OUT(RMS)}$ is equal to approximately 0.7x the full-scale output current setting. The factor of 4 is derived from the two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side). The DRV8823-Q1 device has two stepper motor drivers, so the power dissipation of each must be added together to determine the total device power dissipation.

The maximum amount of power that can be dissipated in the DRV8823-Q1 device is dependent on ambient temperature and heatsinking. The thermal dissipation ratings table in the datasheet can be used to estimate the temperature rise for typical PCB constructions.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD integrated circuit package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, *PowerPAD™ Thermally Enhanced Package* and TI application brief SLMA004, *PowerPAD™ Made Easy*, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated. Figure 5 shows thermal resistance versus copper plane area for both a single-sided PCB with 2-oz copper heatsink area, and a 4-layer PCB with 1-oz copper and a solid ground plane. Both PCBs are 76 mm x 114 mm, and 1.6 mm thick. The heatsink effectiveness increases rapidly to about 20 cm², then levels off somewhat for larger areas.

Six pins on the center of each side of the package are also connected to the device ground. A copper area can be used on the PCB that connects to the PowerPAD integrated circuit package as well as to all the ground pins on each side of the device, which is especially useful for single-layer PCB designs.

Product Folder Links: DRV8823-Q1






Figure 5. Thermal Resistance vs Copper Plane Area



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device		Package Type	_	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
DRV8823QDCARQ1	ACTIVE	HTSSOP	DCA	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8823Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV8823-Q1:

Catalog: DRV8823





11-Apr-2013


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Mar-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8823QDCARQ1	HTSSOP	DCA	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1

www.ti.com 4-Mar-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8823QDCARQ1	HTSSOP	DCA	48	2000	367.0	367.0	45.0	

DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com