

# 256-Kbit (32 K × 8) nvSRAM

#### **Features**


- 25 ns and 45 ns access times
- Internally organized as 32 K × 8 (CY14E256LA)
- Hands-off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or autostore on power-down
- RECALL to SRAM initiated by software or power-up
- Infinite read, write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20-year data retention
- Single 5 V + 10% operation
- Industrial temperature
- 44-pin thin small-outline package (TSOP) Type II and 32-pin small-outline integrated circuit (SOIC) package
- Pb-free and restriction of hazardous substances (RoHS) compliant

#### **Functional Description**

The Cypress CY14E256LA is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 32 KB. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

For a complete list of related documentation, click here.

# Logic Block Diagram





#### Contents


| Pinouts                       | 3 |
|-------------------------------|---|
| Pin Definitions               | 3 |
| Device Operation              | 4 |
| SRAM Read                     | 4 |
| SRAM Write                    | 4 |
| AutoStore Operation           | 4 |
| Hardware STORE Operation      | 4 |
| Hardware RECALL (Power-up)    | 5 |
| Software STORE                |   |
| Software RECALL               | 5 |
| Preventing AutoStore          | 6 |
| Data Protection               |   |
| Maximum Ratings               | 7 |
| Operating Range               | 7 |
| DC Electrical Characteristics |   |
| Data Retention and Endurance  | 8 |
| Capacitance                   | 8 |
| Thermal Resistance            | 8 |
| AC Test Loads                 | 9 |
| AC Test Conditions            | 9 |

| AC Switching Characteristics            | 10 |
|---|----|
| SRAM Read Cycle                         | 10 |
| SRAM Write Cycle                        |    |
| Switching Waveforms                     |    |
| AutoStore/Power-up RECALL               |    |
| Switching Waveforms                     |    |
| Software Controlled STORE/RECALL Cycle  |    |
| Switching Waveforms                     |    |
| Hardware STORE Cycle                    |    |
| Switching Waveforms                     |    |
| Truth Table For SRAM Operations         |    |
| Ordering Information                    |    |
| Ordering Code Definitions               |    |
| Package Diagrams                        |    |
| Acronyms                                |    |
| Document Conventions                    |    |
| Units of Measure                        |    |
| Document History Page                   |    |
| Sales, Solutions, and Legal Information |    |
| Worldwide Sales and Design Support      |    |
| Products                                |    |
| PSoC Solutions                          | 19 |



#### **Pinouts**

Figure 1. 44-pin TSOP II / 32-pin SOIC pinout



#### **Pin Definitions**

| Pin Name                         | I/O Type     | Description   |
|----------------------------------|--------------|---|
| A <sub>0</sub> -A <sub>14</sub>  | Input        | Address inputs. Used to select one of the 32,768 bytes of the nvSRAM.   |
| DQ <sub>0</sub> –DQ <sub>7</sub> | Input/Output | Bidirectional data I/O Lines. Used as input or output lines depending on operation.   |
| WE                               | Input        | Write Enable input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.   |
| CE                               | Input        | Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.   |
| ŌĒ                               | Input        | Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. I/O pins are tri-stated on deasserting OE HIGH.  |
| V <sub>SS</sub>                  | Ground       | Ground for the device. Must be connected to the ground of the system.   |
| V <sub>CC</sub>                  | Power supply | Power supply inputs to the device.  |
| HSB                              | Input/Output | Hardware STORE Busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW, external to the chip, it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection is optional). |
| V <sub>CAP</sub>                 | Power supply | AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.  |
| NC                               | No connect   | No connect. This pin is not connected to the die.   |

#### Notes

- 1. Address expansion for 1-Mbit. NC pin not connected to die.
- 2. Address expansion for 2-Mbit. NC pin not connected to die. 3. Address expansion for 4-Mbit. NC pin not connected to die.
- 4. Address expansion for 8-Mbit. NC pin not connected to die. 5. Address expansion for 16-Mbit. NC pin not connected to die.

 $V_{\mathsf{CAP}}$ 



#### **Device Operation**

The CY14E256LA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14E256LA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer to the Truth Table For SRAM Operations on page 15 for a complete description of read and write modes.

#### **SRAM Read**

The CY14E256LA performs a read cycle when  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW and  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-14}$  determines which of the 32,768 data bytes each are accessed. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if the data is valid t<sub>SD</sub> before the end of a  $\overline{\text{WE}}$ -controlled write or before the end of a  $\overline{\text{CE}}$ -controlled write. Keep  $\overline{\text{OE}}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

#### AutoStore Operation

The CY14E256LA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by HSB; Software STORE activated by an address sequence; AutoStore on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14E256LA.

During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 7 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. Place a pull-up on WE to hold it inactive during power-up. This pull-up is only effective if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 2. AutoStore Mode

V<sub>CC</sub>

0.1 uF

V<sub>CC</sub>

V<sub>CC</sub>

V<sub>CC</sub>

Hardware STORE Operation

 $V_{SS}$ 

The CY14E256LA provides the  $\overline{\text{HSB}}$  pin to  $\overline{\text{control}}$  and acknowledge the STORE operations. Use  $\overline{\text{HSB}}$  pin to request a Hardware STORE cycle. When the  $\overline{\text{HSB}}$  pin is driven LOW, the CY14E256LA conditionally initiates a STORE operation after  $t_{\text{DELAY}}$ . An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14E<u>256L</u>A. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.



During any STORE operation, regardless of how it is initiated, the CY14E256LA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

#### **Hardware RECALL (Power-up)**

During power-up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, HSB is driven low by the HSB driver.

#### Software STORE

Data is transferred from SRAM to the nonvolatile memory by a software address sequence. The CY14E256LA Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0FC0 Initiate STORE cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### **Software RECALL**

Data is transferred from nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

Table 1. Mode Selection

| CE | WE | ŌĒ | A <sub>14</sub> -A <sub>0</sub> <sup>[6]</sup>           | Mode  | I/O   | Power                 |
|----|----|----|--|---|---|-----------------------|
| Н  | X  | X  | X  | Not selected  | Output high Z   | Standby               |
| L  | Н  | L  | X  | Read SRAM   | Output data   | Active                |
| L  | L  | X  | X  | Write SRAM  | Input data  | Active                |
| Ĺ  | Н  | Ĺ  | 0x0E38<br>0x31C7<br>0x03E0<br>0x3C1F<br>0x303F<br>0x0B45 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore disable | Output data | Active <sup>[7]</sup> |

#### Notes

- 6. While there are 15 address lines on the CY14E256LA, only the lower 14 are used to control software modes.
- 7. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Table 1. Mode Selection (continued)

| CE | WE | ŌĒ | A <sub>14</sub> -A <sub>0</sub> <sup>[6]</sup>           | Mode  | I/O   | Power                                  |
|----|----|----|--|---|---|--|
| L  | Н  | L  | 0x0E38<br>0x31C7<br>0x03E0<br>0x3C1F<br>0x303F<br>0x0B46 | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>AutoStore enable     | Output data   | Active <sup>[8]</sup>                  |
| L  | Н  | L  | 0x0E38<br>0x31C7<br>0x03E0<br>0x3C1F<br>0x303F<br>0x0FC0 | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Nonvolatile<br>STORE | Output data Output data Output data Output data Output data Output data Output high Z | Active I <sub>CC2</sub> <sup>[8]</sup> |
| L  | Н  | L  | 0x0E38<br>0x31C7<br>0x03E0<br>0x3C1F<br>0x303F<br>0x0C63 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL                  | Output data Output data Output data Output data Output data Output data Output high Z | Active <sup>[8]</sup>                  |

#### **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B45 AutoStore Disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the

AutoStore enable sequence, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- Read address 0x303F Valid READ
- 6. Read address 0x0B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

#### **Data Protection**

The CY14E256LA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}.$  If the CY14E256LA is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

#### Note

<sup>8.</sup> The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



#### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Maximum accumulated storage time: At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ...... 20 Years Maximum junction temperature ...... 150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ..........–0.5 V to 7.0 V Voltage applied to Input voltage ......–0.5 V to  $V_{CC}$  + 0.5 V

| Transient voltage (< 20 ns) on any pin to ground potential2.0 V to V <sub>CC</sub> + 2.0 V |
|--|
| Package power dissipation capability (T <sub>A</sub> = 25 °C)                              |
| Surface mount Pb soldering temperature (3 seconds)+260 °C                                  |
| DC output current (1 output at a time, 1 s duration) 15 mA                                 |
| Static discharge voltage (per MIL-STD-883, Method 3015)                                    |
| Latch up current > 200 mA  |

#### **Operating Range**

| Range      | <b>Ambient Temperature</b> | V <sub>CC</sub> |
|------------|----------------------------|-----------------|
| Industrial | –40 °C to +85 °C           | 4.5 V to 5.5 V  |

#### **DC Electrical Characteristics**

Over the Operating Range

| Parameter                       | Description   | Test Conditions  | Min                   | <b>Typ</b> <sup>[9]</sup> | Max                   | Unit     |
|---------------------------------|---|--|-----------------------|---------------------------|-----------------------|----------|
| V <sub>CC</sub>                 | Power supply  |  | 4.5                   | 5.0                       | 5.5                   | V        |
| I <sub>CC1</sub>                | Average V <sub>CC</sub> current   | $t_{RC}$ = 25 ns<br>$t_{RC}$ = 45 ns<br>Values obtained without output<br>loads (I <sub>OUT</sub> = 0 mA)  | -                     | _                         | 70<br>52              | mA<br>mA |
| I <sub>CC2</sub>                | Average V <sub>CC</sub> current during STORE  | All inputs don't care, V <sub>CC</sub> = Max<br>Average current for duration t <sub>STORE</sub>  | I                     | 1                         | 10                    | mA       |
| I <sub>CC3</sub>                | Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C | All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).   | 1                     | 35                        | _                     | mA       |
| I <sub>CC4</sub>                | Average V <sub>CAP</sub> current during AutoStore cycle                                   | All inputs don't care. Average current for duration t <sub>STORE</sub>   | -                     | -                         | 8                     | mA       |
| I <sub>SB</sub>                 | V <sub>CC</sub> standby current   | $\overline{\text{CE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{ V}).$<br>$\text{V}_{\text{IN}} \le 0.2 \text{ V or } \ge (\text{V}_{\text{CC}} - 0.2 \text{ V}).$<br>Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz. | -                     | -                         | 8                     | mA       |
| I <sub>IX</sub> <sup>[10]</sup> | Input leakage current (except HSB)  | $V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$   | <b>–</b> 1            | -                         | +1                    | μА       |
|                                 | Input leakage current (for HSB)   | $V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$   | -100                  | -                         | +1                    | μΑ       |
| I <sub>OZ</sub>                 | Off-state output leakage current  | $\frac{V_{CC}}{CE} = \frac{Ma}{DE} x$ , $V_{SS} \le \frac{V_{OUT}}{V_{CC}} \le V_{CC}$ , $V_{CE} = \frac{V_{CC}}{V_{IL}} = \frac{V_{CC}}{V_{IL}}$  | <b>-1</b>             | -                         | +1                    | μА       |
| V <sub>IH</sub>                 | Input HIGH voltage  |  | 2.0                   | -                         | V <sub>CC</sub> + 0.5 | V        |
| V <sub>IL</sub>                 | Input LOW voltage   |  | V <sub>SS</sub> – 0.5 |                           | 0.8                   | V        |
| V <sub>OH</sub>                 | Output HIGH voltage   | I <sub>OUT</sub> = –2 mA   | 2.4                   |                           | _                     | V        |
| $V_{OL}$                        | Output LOW voltage  | I <sub>OUT</sub> = 4 mA  | 1                     | -                         | 0.4                   | V        |

#### Notes

Document Number: 001-54952 Rev. \*K

Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
 The HSB pin has I<sub>OUT</sub> = -2 μA for V<sub>OH</sub> of 2.4 V when both active high and low drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



#### DC Electrical Characteristics (continued)

Over the Operating Range

| Parameter                             | Description  | Test Conditions                                  | Min | Typ <sup>[9]</sup> | Max                   | Unit |
|---------------------------------------|--|--|-----|--------------------|-----------------------|------|
| V <sub>CAP</sub> <sup>[11]</sup>      | Storage capacitor  | Between V <sub>CAP</sub> pin and V <sub>SS</sub> | 61  | 68                 | 180                   | μF   |
| V <sub>VCAP</sub> <sup>[12, 13]</sup> | Maximum voltage driven on V <sub>CAP</sub> pin by the device | V <sub>CC</sub> = Max                            | _   | -                  | V <sub>CC</sub> – 0.5 | V    |

#### **Data Retention and Endurance**

Over the Operating Range

| Parameter         | Description                  | Min   | Unit  |
|-------------------|------------------------------|-------|-------|
| DATA <sub>R</sub> | Data retention               | 20    | Years |
| $NV_C$            | Nonvolatile STORE operations | 1,000 | K     |

# Capacitance

| Parameter <sup>[13]</sup> | Description                     | Test Conditions                                    | Max | Unit |
|---------------------------|---------------------------------|--|-----|------|
| C <sub>IN</sub>           | Input capacitance (except HSB)  | $T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(Typ)}$ | 7   | pF   |
|                           | Input capacitance (for HSB)     |  | 8   | pF   |
| C <sub>OUT</sub>          | Output capacitance (except HSB) |  | 7   | pF   |
|                           | Output capacitance (for HSB)    |  | 8   | pF   |

#### **Thermal Resistance**

| Parameter <sup>[13]</sup> | Description           | Test Conditions   | 44-pin TSOP II | 32-pin SOIC | Unit |
|---------------------------|-----------------------|---|----------------|-------------|------|
| - 0/1                     | (Junction to ambient) | Test conditions follow standard test methods and procedures for measuring | 41.74          | 41.55       | °C/W |
| - 30                      | i i nermai registance | thermal impedance, in accordance with EIA/JESD51.                         | 11.90          | 24.43       | °C/W |

#### Notes


Document Number: 001-54952 Rev. \*K


<sup>Notes
11. Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.
12. Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
13. These parameters are guaranteed by design and are not tested</sup> 



# **AC Test Loads**

Figure 3. AC Test Loads





# **AC Test Conditions**

| Input Pulse Levels                             | 0 V to 3 V       |
|--|------------------|
| Input Rise and Fall Times (10% to 90%) $\dots$ | <u>&lt;</u> 3 ns |
| Input and Output Timing Reference Levels       | 1.5 V            |




# **AC Switching Characteristics**

Over the Operating Range

| Parameters [14]  Cypress Parameter  Alt Parameter |                   |                                   | 25               | ns  | 45  | ns  |      |
|---|-------------------|-----------------------------------|------------------|-----|-----|-----|------|
|   |                   | Description                       |                  | Max | Min | Max | Unit |
| SRAM Read   | Cycle             |                                   |                  |     |     |     |      |
| t <sub>ACE</sub>                                  | t <sub>ACS</sub>  | Chip enable access time           | _                | 25  | _   | 45  | ns   |
| t <sub>RC</sub> <sup>[15]</sup>                   | t <sub>RC</sub>   | Read cycle time                   | 25               | _   | 45  | _   | ns   |
| t <sub>AA</sub> <sup>[16]</sup>                   | t <sub>AA</sub>   | Address access time               | _                | 25  | _   | 45  | ns   |
| t <sub>DOE</sub>                                  | t <sub>OE</sub>   | Output enable to data valid       | -                | 12  | _   | 20  | ns   |
| touv[16]  | t <sub>OH</sub>   | Output hold after address change  | 3                | -   | 3   | _   | ns   |
| t <sub>1.7CF</sub> [17, 18]                       | $t_{LZ}$          | Chip enable to output active      | 3                | -   | 3   | _   | ns   |
| t <sub>HZCE</sub> <sup>[17, 18]</sup>             | $t_{HZ}$          | Chip disable to output inactive   | _                | 10  | _   | 15  | ns   |
| t <sub>i ZOE</sub> [17, 18]                       | t <sub>OLZ</sub>  | Output enable to output active    | 0                | _   | 0   | _   | ns   |
| t <sub>HZOE</sub> [17, 18]                        | t <sub>OHZ</sub>  | Output disable to output inactive | _                | 10  | _   | 15  | ns   |
| t <sub>PU</sub> <sup>[17]</sup>                   | t <sub>PA</sub>   | Chip enable to power active       | 0                | _   | 0   | _   | ns   |
| t <sub>PD</sub> <sup>[17]</sup>                   | t <sub>PS</sub>   | Chip disable to power standby     | _                | 25  | _   | 45  | ns   |
| SRAM Write  | Cycle             |                                   |                  | I   |     | 1   |      |
| t <sub>WC</sub>                                   | t <sub>WC</sub>   | Write cycle time                  | 25               | _   | 45  | _   | ns   |
| t <sub>PWE</sub>                                  | t <sub>WP</sub>   | Write pulse width                 | 20               | _   | 30  | _   | ns   |
| t <sub>SCE</sub>                                  | $t_{CW}$          | Chip enable to end of write       | 20               | _   | 30  | _   | ns   |
| t <sub>SD</sub>                                   | t <sub>DW</sub>   | Data setup to end of write        | 10               | _   | 15  | -   | ns   |
| $t_{HD}$  | t <sub>DH</sub>   | Data hold after end of write      | 0                | _   | 0   | _   | ns   |
| t <sub>AW</sub>                                   | t <sub>AW</sub>   | Address setup to end of write     | nd of write 20 - |     | 30  | _   | ns   |
| t <sub>SA</sub>                                   | t <sub>AS</sub>   | Address setup to start of write   | 0 –              |     | 0   | -   | ns   |
| tus   | two               | Address hold after end of write   | 0                | _   | 0   | _   | ns   |
| tuzwc[17, 18, 19]                                 | l t <sub>WZ</sub> | Write enable to output disable    | _                | 10  | _   | 15  | ns   |
| t <sub>LZWE</sub> <sup>[17, 18]</sup>             | t <sub>OW</sub>   | Output active after end of write  | 3                | _   | 3   | _   | ns   |

# **Switching Waveforms**

Figure 4. SRAM Read Cycle #1 (Address Controlled) [15, 16, 20]



- 14. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC</sub> (typ), and output loading of the specified loi /I<sub>OH</sub> and load capacitance shown in Figure .

  15. WE must be HIGH during SRAM read cycles.

  16. Device is continuously selected with CE and OE LOW.

- 17. These parameters are guaranteed by design and are not tested.
- 18. Measured ±200 mV from steady state output voltage.
- 19. If WE is low when CE goes low, the outputs remain in the high impedance state.
- 20. HSB must remain HIGH during READ and WRITE cycles.



#### Switching Waveforms (continued)

Figure 5. SRAM Read Cycle #2 (CE and OE Controlled) [21, 22]




Figure 6. SRAM Write Cycle #1 ( $\overline{\text{WE}}$  Controlled) [22, 23, 24]





Figure 7. SRAM Write Cycle #2 (CE Controlled) [22, 23, 24]



- Note
  21. WE must be HIGH during SRAM read cycles.
  22. HSB must remain HIGH during READ and WRITE cycles.
  23. If WE is low when CE goes low, the outputs remain in the high impedance state.
  24. CE or WE must be ≥ V<sub>IH</sub> during address transitions.




# **AutoStore/Power-up RECALL**

Over the Operating Range

| Parameter                            | Description                               | CY14E | Unit |       |
|--------------------------------------|---|-------|------|-------|
|                                      | Description                               | Min   | Max  | Oilit |
| t <sub>HRECALL</sub> [25]            | Power-up RECALL duration                  | _     | 20   | ms    |
| t <sub>STORE</sub> <sup>[26]</sup>   | STORE cycle duration                      | -     | 8    | ms    |
| t <sub>DELAY</sub> <sup>[27]</sup>   | Time allowed to complete SRAM write cycle | -     | 25   | ns    |
| V <sub>SWITCH</sub>                  | Low voltage trigger level                 | -     | 4.4  | V     |
| t <sub>VCCRISE</sub> <sup>[28]</sup> | V <sub>CC</sub> rise time                 | 150   | -    | μs    |
| V <sub>HDIS</sub> <sup>[28]</sup>    | HSB output disable voltage                | -     | 1.9  | V     |
| t <sub>LZHSB</sub> <sup>[28]</sup>   | HSB to output active time                 | -     | 5    | μs    |
| t <sub>HHHD</sub> [28]               | HSB high active time                      | _     | 500  | ns    |

# **Switching Waveforms**

Figure 8. AutoStore or Power-up RECALL [29]



- 25. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.

  26. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

  27. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.
- 28. These parameters are guaranteed by design and are not tested.
- 29. Read and Write cycles are ignored during STORE, RECALL, and while V<sub>CC</sub> is less than V<sub>SWITCH</sub>.

  30. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



# **Software Controlled STORE/RECALL Cycle**

Over the Operating Range

| Parameter [31, 32]  | Description                        | 25  | ns  | 45 ns |     | Unit  |
|---------------------|------------------------------------|-----|-----|-------|-----|-------|
| raiailletei         | Description                        | Min | Max | Min   | Max | Ullit |
| t <sub>RC</sub>     | STORE/RECALL initiation cycle time | 25  | _   | 45    | -   | ns    |
| t <sub>SA</sub>     | Address setup time                 | 0   | -   | 0     | -   | ns    |
| t <sub>CW</sub>     | Clock pulse width                  | 20  | -   | 30    | -   | ns    |
| t <sub>HA</sub>     | Address hold time                  | 0   | -   | 0     | -   | ns    |
| t <sub>RECALL</sub> | RECALL duration                    | _   | 200 | _     | 200 | μs    |

# **Switching Waveforms**

Figure 9. CE and OE Controlled Software STORE/RECALL Cycle [32]





Figure 10. AutoStore Enable / Disable Cycle [32]



- 31. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.
- 32. The sollware sequence is clocked with GE controlled of GE controlled reads.

  32. The six consecutive addresses must be read in the order listed in Table 1 on page 5. WE must be HIGH during all six consecutive cycles.

  33. DQ output data at the sixth read may be invalid since the output is disabled at t<sub>DELAY</sub> time.



# **Hardware STORE Cycle**

Over the Operating Range


| Parameter                | Description  |    | CY14E256LA |      |  |
|--------------------------|--|----|------------|------|--|
|                          |  |    | Max        | Unit |  |
| t <sub>DHSB</sub>        | HSB to output active time when write latch not set | _  | 25         | ns   |  |
| t <sub>PHSB</sub>        | Hardware STORE pulse width                         | 15 | _          | ns   |  |
| t <sub>SS</sub> [34, 35] | Soft sequence processing time                      | _  | 100        | μS   |  |

# **Switching Waveforms**

Figure 11. Hardware STORE Cycle [36]


# Write Latch set HSB (IN) the state of the

#### Write Latch not set



 $\overline{\text{HSB}}$  pin is driven high to  $V_{CCQ}$  only by Internal 100 K $\Omega$  resistor,  $\overline{\text{HSB}}$  driver is disabled SRAM is disabled as long as  $\overline{\text{HSB}}$  (IN) is driven LOW.

Figure 12. Soft Sequence Processing  $^{[34,\ 35]}$ 



#### Notes

- 34. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command. 35. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 36. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



# **Truth Table For SRAM Operations**

HSB must remain HIGH for SRAM operations.

Table 2. Truth Table


| CE | WE | OE | Inputs/Outputs                               | Mode                | Power   |
|----|----|----|--|---------------------|---------|
| Н  | Х  | Х  | High Z                                       | Deselect/power-down | Standby |
| L  | Н  | L  | Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ) | Read                | Active  |
| L  | Н  | Н  | High Z                                       | Output disabled     | Active  |
| L  | L  | Х  | Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )  | Write               | Active  |

# **Ordering Information**

| Speed (ns) | Ordering Code      | Package Diagram | Package Type | Operating Range |
|------------|--------------------|-----------------|--------------|-----------------|
| 25         | CY14E256LA-SZ25XIT | 51-85127        | 32-pin SOIC  | Industrial      |
|            | CY14E256LA-SZ25XI  |                 |              |                 |
| 45         | CY14E256LA-SZ45XIT |                 |              |                 |
|            | CY14E256LA-SZ45XI  |                 |              |                 |

All the mentioned parts are Pb-free.

#### **Ordering Code Definitions**





#### **Package Diagrams**

Figure 13. 44-pin TSOP II Package Outline, 51-85087





Figure 14. 32-pin SOIC (300 Mil) Package Outline, 51-85127



51-85127 \*C



# Acronyms

| Acronym | Description                                |
|---------|--|
| CE      | chip enable                                |
| CMOS    | complementary metal oxide semiconductor    |
| EIA     | electronic industries alliance             |
| HSB     | hardware store busy                        |
| I/O     | input/output                               |
| JEDEC   | joint electron devices engineering council |
| nvSRAM  | non-volatile static random access memory   |
| ŌE      | output enable                              |
| RoHS    | restriction of hazardous substances        |
| RWI     | read and write inhibited                   |
| SOIC    | small outline integrated circuit           |
| SRAM    | static random access memory                |
| TSOP    | thin small outline package                 |
| WE      | write enable                               |

# **Document Conventions**

#### **Units of Measure**

| Symbol | Unit of Measure |  |  |  |
|--------|-----------------|--|--|--|
| °C     | degree Celsius  |  |  |  |
| kΩ     | kilohm          |  |  |  |
| MHz    | megahertz       |  |  |  |
| μΑ     | microampere     |  |  |  |
| μF     | microfarad      |  |  |  |
| μS     | microsecond     |  |  |  |
| mA     | milliampere     |  |  |  |
| ms     | millisecond     |  |  |  |
| mV     | millivolt       |  |  |  |
| ns     | nanosecond      |  |  |  |
| Ω      | ohm             |  |  |  |
| %      | percent         |  |  |  |
| pF     | picofarad       |  |  |  |
| ps     | picosecond      |  |  |  |
| V      | volt            |  |  |  |
| W      | watt            |  |  |  |



# **Document History Page**

| Oocument Title: CY14E256LA, 256-Kbit (32 K × 8) nvSRAM<br>Oocument Number: 001-54952 |  |  |   |  |
|--|--|--|---|--|
| ECN  | Orig. of<br>Change   | Submission<br>Date   | Description of Change   |  |
| 2748216  | GVCH /<br>PYRS   | 08/04/09   | New Datasheet   |  |
| 2772059  | GVCH   | 09/30/09   | Updated Software STORE, RECALL and Autostore Enable, Disable soft sequence  |  |
| 2829117  | GVCH   | 12/16/09   | Updated STORE cycles to QuantumTrap from 200K to 1 Million Added Contents. Moved to external web.   |  |
| 2891356  | GVCH   | 03/12/10   | Removed inactive parts from Ordering Information table. Updated links in Sales, Solutions, and Legal Information.   |  |
| 2922858  | GVCH   | 04/26/10   | Table 1: Added more clarity on HSB pin operation Hardware STORE Operation: Added more clarity on HSB pin operation Updated HSB pin operation in Figure 8 and updated footnote 21 Updated package diagram 51-85087   |  |
| 3030490  | GVCH   | 09/15/10   | Change: I <sub>SB</sub> and I <sub>CC4</sub> max value from 5 mA to 8 mA. Areas affected: DC Electrical Characteristics on page 7. Change: Template and styles update. Areas affected: Entire datasheet   |  |
| 3143330  | GVCH   | 01/17/2011   | Fixed typo in Figure 8.   |  |
| 3219793  | GVCH   | 04/08/2011   | Logic Block Diagram: Fixed typo   |  |
| 3315247  | GVCH   | 07/15/2011   | Updated DC Electrical Characteristics (Added Note 11 and referred the same note in V <sub>CAP</sub> parameter).  Updated Capacitance (Included Input capacitance (for HSB) and Output capacitance (for HSB)).  Updated AC Switching Characteristics (Added Note 14 and referred the same note in Parameters).   |  |
| 3660776  | GVCH   | 06/29/2012   | Updated DC Electrical Characteristics (Added $V_{VCAP}$ parameter and its details, added Note 12 and referred the same note in $V_{VCAP}$ parameter, also referred Note 13 in $V_{VCAP}$ parameter). Updated Package Diagrams (spec 51-85127 (Changed revision from *B to *C)).   |  |
| 3759425  | GVCH   | 09/28/2012   | Updated Maximum Ratings (Removed "Ambient temperature with power applied" and included "Maximum junction temperature"). Updated Package Diagrams (spec 51-85087 (Changed revision from *D to *E)).  |  |
| 4568935  | GVCH   | 11/14/2014   | Added documentation related hyperlink in page 1   |  |
|  | Rumber: 00 ECN 2748216 2772059 2829117 2891356 2922858 3030490 3143330 3219793 3315247 3660776 | ECN         Orig. of Change           2748216         GVCH / PYRS           2772059         GVCH           2829117         GVCH           2891356         GVCH           2922858         GVCH           3030490         GVCH           3143330         GVCH           3219793         GVCH           3660776         GVCH           3759425         GVCH | ECN         Orig. of Change         Submission Date           2748216         GVCH / PYRS         08/04/09 PYRS           2772059         GVCH         09/30/09           2829117         GVCH         12/16/09           2891356         GVCH         03/12/10           2922858         GVCH         04/26/10           3030490         GVCH         09/15/10           3143330         GVCH         01/17/2011           3219793         GVCH         04/08/2011           3315247         GVCH         07/15/2011           3660776         GVCH         06/29/2012           3759425         GVCH         09/28/2012 |  |



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-54952 Rev. \*K Rev

All products and company names mentioned in this document may be the trademarks of their respective holders

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























#### Website:

Welcome to visit www.ameya360.com

#### Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

#### > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com