FAIRCHILD

SEMICONDUCTOR

74LCX16543 Low Voltage 16-Bit Registered Transceiver with 5V Tolerant Inputs and Outputs

General Description

The LCX16543 contains sixteen non-inverting transceivers containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.

The LCX16543 is designed for low voltage (2.5V or 3.3V) $\rm V_{CC}$ applications with capability of interfacing to a 5V signal environment.

The LCX16543 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 5.2 ns t_{PD} max (V_{CC} = 3.3V), 20 µA I_{CC} max
- Power down high impedance inputs and outputs

May 1995

Revised April 2001

- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA Output Drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human Body Model > 2000V
 - Machine Model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:


Order Number	Package Number	Package Description
74LCX16543MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCX16543MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram







© 2001 Fairchild Semiconductor Corporation DS012464

Pin Descriptions Pin Names Description **OEAB**_n A-to-B Output Enable Input (Active LOW) **OEBA**_n B-to-A Output Enable Input (Active LOW) CEAB_n A-to-B Enable Input (Active LOW) CEBAn B-to-A Enable Input (Active LOW) LEAB A-to-B Latch Enable Input (Active LOW) LEBAn B-to-A Latch Enable Input (Active LOW) A-to-B Data Inputs or B-to-A 3-STATE Outputs A₀-A₁₅ B-to-A Data Inputs or A-to-B 3-STATE Outputs B₀-B₁₅

Data I/O Control Table

	Inputs		Latch Status	Output Buffers
CEA	B _n LEAB _n	OEAB _n	(Byte n)	(Byte n)
Н	Х	Х	Latched	High Z
Х	н	х	Latched	—
L	L	х	Transparent	—
х	х	н	—	High Z
L	х	L	_	Driving

H = HIGH Voltage Level L = LOW Voltage Level


X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using CEBA_n, LEBA_n and OEBA_n

Functional Description

The LCX16543 contains sixteen non-inverting transceivers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The following description applies to each byte. For data flow from A to B, for example, the A-to-B Enable (CEAB_n) input must be LOW in order to enter data from A₀-A₁₅ or take data from B₀-B₁₅, as indicated in the Data I/O Control Table. With CEAB_n LOW, a LOW signal on the A-to-B Latch Enable (LEAB_n) input

makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB}_n signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB}_n and \overline{OEAB}_n both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA}_n , LEBA, and \overline{OEBA}_n inputs.



Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units		
V _{CC}	Supply Voltage	-0.5 to +7.0		V		
VI	DC Input Voltage	-0.5 to +7.0		V		
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V		
		–0.5 to V_{CC} + 0.5	Output in HIGH or LOW State (Note 3)			
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA		
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA		
		+50	$V_{O} > V_{CC}$	IIIA		
lo	DC Output Source/Sink Current	±50		mA		
I _{CC}	DC Supply Current per Supply Pin	±100		mA		
I _{GND}	DC Ground Current per Ground Pin	±100		mA		
T _{STG}	Storage Temperature	-65 to +150		°C		

Recommended Operating Conditions (Note 4)

Symbol	I Parameter			Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V			
		Data Retention	1.5	3.6	v			
VI	Input Voltage		0	5.5	V			
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V _{CC} V 5.5 V			
		3-STATE	0	5.5				
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24				
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA			
		$V_{CC}=2.3V-2.7V$		±8				
T _A	Free-Air Operating Temperature		-40	85	°C			
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		0	10	ns/V			

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused (inputs or I/Os) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Farameter	Conditions	(V)	Min	Max	Units
/ _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		v
VIL	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V _{он}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		I _{OH} = -8 mA	2.3	1.8		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I _{OH} = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
l _l	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		± J .0	μΑ
I _{OFF}	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{V}$	0		10	μA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	
Gymbol	i arameter	Conditions	(V) Min		Max		
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 - 3.6		20	μA	-
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 5)}$	2.3 - 3.6		±20	μΛ	
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ	
Nata E. Out	auto in disabled as 0.0TATE asks						-1

Note 5: Outputs in disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500 \Omega$							
Symbol	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	V _{CC}	= 2.7V	V _{CC} = 2.	$5V \pm 0.2V$	Unito	
		C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units	
		Min	Max	Min	Max	Min	Max	1	
t _{PHL}	Propagation Delay	1.5	5.2	1.5	6.0	1.5	6.2	ns	
t _{PLH}	A _n to B _n or B _n to A _n	1.5	5.2	1.5	6.0	1.5	6.2	115	
t _{PHL}	Propagation Delay	1.5	6.5	1.5	7.5	1.5	7.8	ns	
t _{PLH}	$\overline{\text{LEBA}}_n$ to A_n or $\overline{\text{LEAB}}_n$ to B_n	1.5	6.5	1.5	7.5	1.5	7.8	115	
t _{PZL}	Output Enable Time								
t _{PZH}	\overline{OEBA}_n or \overline{OEAB}_n to A_n or B_n	1.5	6.5	1.5	7.0	1.5	8.5	ns	
	$\overline{\text{CEBA}}_n$ or $\overline{\text{CEAB}}_n$ to A_n or B_n	1.5	6.5	1.5	7.0	1.5	8.5		
t _{PLZ}	Output Disable Time								
t _{PHZ}	\overline{OEBA}_n or \overline{OEAB}_n to A_n or B_n	1.5	6.5	1.5	7.0	1.5	7.8	ns	
	$\overline{\text{CEBA}}_n$ or $\overline{\text{CEAB}}_n$ to A_n or B_n	1.5	6.5	1.5	7.0	1.5	7.8		
t _S	Setup Time, HIGH or LOW,	2.5		2.5		3.0		ns	
	Data to LEXX _n							115	
t _H	Hold Time, HIGH or LOW,	1.5		1.5		2.0			
	Data to LEXX _n							ns	
t _W	Pulse Width, Latch Enable, LOW	3.0		3.0		3.5		ns	
t _{OSHL}	Output to Output Skew (Note 6)		1.0						
t _{OSLH}			1.0					ns	


Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	•
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, \text{ V}_{IH} = 3.3 \text{V}, \text{ V}_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L=30 \text{ pF}, V_{IH}=2.5 \text{V}, V_{IL}=0 \text{V}$	2.5	-0.6	v


Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF









74LCX16543 Low Voltage 16-Bit Registered Transceiver with 5V Tolerant Inputs and Outputs



Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

- > Sales :
 - Direct +86 (21) 6401-6692
 - Email amall@ameya360.com
 - QQ 800077892
 - Skype ameyasales1 ameyasales2

> Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com