Features





16-Bit, RISC, Microcontroller-Based, **Ultrasonic Distance-Measuring System**

General Description

The MAXQ7667 smart system-on-a-chip (SoC) provides a time-of-flight ultrasonic distance-measuring solution. The device is optimized for applications involving large distance measurement with weak input signals or multiple target identification. The MAXQ7667 features high signalto-noise ratio achieved by combining flexible electronics with the intelligence necessary to optimize each function as environmental and target conditions change.

An integrated burst signal generator and echo reception components process ultrasonic signals between 25kHz and 100kHz. Echo reception components include a programmable gain low-noise amplifier (LNA), a 16-bit sigma-delta ADC to digitize the received echo signals. and digital signal processing (DSP). DSP limits noise with a bandpass filter, and creates an echo envelope through demodulation and lowpass filtering. Input referred noise is a low 0.7µV_{RMS}. A programmable phase-locked loop (PLL) frequency synthesizer supplies the reference frequency for the burst generator and the clock for the echo receiver's digital filter. An embedded 16-bit MAXQ20 microcontroller (µC) controls all the preceding functions.

The µC optimizes the burst frequency and reception frequency for each transmission at any temperature. The MAXQ7667 achieves smart sensing by monitoring the echo signals and then actively changing the transmitted and received parameters to obtain optimum results. Digital filtering and burst synthesis do not require CPU intervention. This leaves all the CPU power available for echo optimization, communication, diagnostics, and additional signal processing.

The MAXQ7667 operates with three different power supply voltages: +5V, +3.3V, and +2.5V. Two internal linear regulators allow operation from a single +5V supply when three external power supplies are not available. Alternatively, the MAXQ7667 can control an external pass transistor to allow operation from a single supply voltage of +8V to +65V or more, depending on the external component tolerance. The device is available in a 48-pin LQFP package and is specified to operate from -40°C to +125°C.

Applications

Automotive Parking Vehicle Security Industrial Processing

Automation Handheld Devices **♦ Smart Analog Peripherals**

Dedicated Ultrasonic Burst Generator Echo Receiving Path (Includes LNA, Sigma-Delta ADC)

5-Channel, 12-Bit SAR ADC with 250ksps Sampling Rate

Internal Bandgap Voltage Reference for the **ADCs (Also Accepts External Voltage Reference)**

- ◆ Timer/Digital I/O Peripherals
- ♦ High-Performance, Low-Power, 16-Bit RISC Core
- ◆ Program and Data Memory
- ♦ Crystal/Clock Module
- ♦ 16 x 16 Hardware Multiplier with 48-Bit **Accumulator, Single Clock Cycle**
- **♦ Power-Management Module**
- **♦ JTAG Interface**
- ♦ Universal Asynchronous Receiver-Transmitter (UART)
- ◆ Local Interconnect Network (LIN)

See the Detailed Features section for complete list of features.

Ordering Information

PART	PIN-PACKAGE	RAM (KB)	FLASH (KB)
MAXQ7667AACM/V+	48 LQFP	4	32

Note: All devices are specified over the -40°C to +125°C operating temperature range.

/V denotes an automotive qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configuration appears at end of data sheet.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

DVDDIO, GATE5, REG3P3, REG2P5 to	
DGND0.3V to +6.0)V
AVDD to AGND0.3V to +4.0)V
DVDD to DGND0.3V to +3.0)V
DVDDIO to DVDD0.3V to +6.0)V
AVDD to DVDD0.3V to +4.0)V
AGND to DGND0.3V to +0.3	3V
Digital Inputs/Outputs to DGND0.3V to (VDVDDIO + 0.3	V)

Analog Inputs/Outputs to AGND	$0.3V$ to $(V_{AVDD} + 0.3V)$
XIN, XOUT to DGND	$-0.3V$ to $(V_{DVDD} + 0.3V)$
Maximum Current into Any Pin	50mA
Continuous Power Dissipation (T _A = +7	0°C)
48-Pin LQFP (derate 21.7mW/°C abo	ve +70°C)1739.1mW
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1 \mu F$ in parallel with $0.01 \mu F$, $f_{ADCCLK} = 2MHz$ (SAR data rate = 125ksps), $T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise specified. Typical values are at $T_{A} = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
ECHO INPUT (Low-Noise Am	plifier and S	Sigma-Delta ADC)					
Input-Referred Noise		VGA gain adjust =	1.55µV _{P-P} /LSB		5.6		
(Note 1)		VGA gain adjust = 0	O.1µV _{P-P} /LSB		0.7		μVRMS
M: : D :		VGA gain adjust =	1.55µV _{P-P} /LSB		80		.,
Minimum Detectable Signal		VGA gain adjust = 0	D.1µV _{P-P} /LSB		10		– μV _{P-P}
Operating Input Range		VGA gain adjust = unclipped	1.55µV _{P-P} /LSB,		100		mV _{P-P}
Operating input hange		VGA gain adjust = 0 unclipped	D.1μV _{P-P} /LSB,		6.7		J 111 4 5-5
Programmable Gain		From echo input to bandpass filter in	VGA gain adjust = 1.55µV _{P-P} /LSB		1.55		V.s. s/I CD
		reply to input	VGA gain adjust = 0.1µV _{P-P} /LSB		0.1		– μV _{P-P} /LSB
Programmable-Gain Adjust Resolution		(Note 2)			10		%
LNA Bandwidth					150		kHz
ADC Sampling Rate					80 x f _{BPF}		kHz
ADC Output Data Rate					10 x f _{BPF}		kHz
ADC Output Data Resolution					16		Bits
Echo-Input Resistance	R _{IN}	For each echo inpu	t		14		kΩ
Echo-Input Capacitance					14		pF
Echo-Input DC Bias Voltage					V _{AVDD} /2		V
Maximum Overvoltage Recovery Time		Recover from 2V _{P-P}	input		10		μs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1 \mu F in parallel with 0.01 \mu F, f_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T_A = T_{MIN} to T_{MAX}, unless otherwise specified. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BANDPASS FILTER						
Center Frequency	fBPF		25		100	kHz
Passband Width		-3dB		0.14 x f _{BPF}		kHz
Minimum Stopband Rejection		One decade away from center frequency		-60		dB
Output Data Rate				10 x f _{BPF}		ksps
Output Data Resolution				16		Bits
LOWPASS FILTER						
Corner Frequency	fLPF	-3dB		0.1 x f _{BPF}		kHz
Rolloff				40		dB/Decade
Output Data Rate				5 x f _{BPF}		ksps
Output Data Resolution				16		Bits
SAR ADC	1		<u>'</u>			
Danalukian		Measurement	12			Dite
Resolution		No missing codes	11			Bits
Integral Nonlinearity		Tested at 125ksps		±1	±2	LSB
Differential Nonlinearity		Tested at 125ksps	-2		+2	LSB
Offset Error				±1	±3	mV
Offset-Error Drift				±5		μV/°C
Gain Error					±1	%
Gain-Error Temperature Coefficient				±0.4		ppmFS/°C
Input-Referred Noise		At ADC inputs		400		μV _{RMS}
Differential land t Denote		Unipolar	0		V _{REF}	\/
Differential Input Range		Bipolar	-V _{REF} /2		+V _{REF} /2	V
Absolute Input Range			0		Vavdd	V
Input Leakage Current				±0.1		μΑ
Conversion Time		13 ADCCLK cycles at 2MHz			6.5	μs
Input Capacitance				14		pF
Track-and-Hold Acquisition Time		Three ADCCLK cycles at 2MHz			1.5	μs
Turn-On Time		Eight ADCCLK cycles at 2MHz			4	μs
Conversion Clock	fADCCLK		0.5		4	MHz
Conversion Rate		fADCCLK = 4MHz (not production tested)			250	ksps

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1\mu F in parallel with 0.01\mu F, f_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T_A = T_{MIN} to T_{MAX}, unless otherwise specified. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE BUFFER						
Offset				5		mV
Minimum Load			2.5			kΩ
Output Bypass Capacitor				0.47		μF
EXTERNAL VOLTAGE REFE	RENCE (Re	ference Buffer Disabled)				
Reference Input Range		Applied at REF	1.0		V _{AVDD}	V
Reference Input Impedance		Measured at REF with the SAR and sigma-delta ADCs running at maximum frequency		50		kΩ
INTERNAL VOLTAGE REFER	RENCE (REI	FBG)				
Initial Accuracy			2.45	2.5	2.55	V
Maximum Temperature Coefficient				100		ppm/°C
Output Impedance				1.1		kΩ
Power-Supply Rejection Ratio		V _{AVDD} = 3.0V to 3.6V		60		dB
Output Noise				0.5		mV _{RMS}
PROGRAMMABLE BURST-F	REQUENCY	OSCILLATOR				
Burst-Frequency Range			0.025		1.335	MHz
Burst-Frequency Resolution				0.1		%
Burst-Frequency Locking		Change from 40kHz to 60kHz		5		
Time		Change from 50kHz to 50.5kHz		2		ms
CRYSTAL OSCILLATOR						
		Tested crystal frequency		16		
Frequency Range		Minimum crystal frequency		4		MHz
		External clock input	4		16	
Temperature Stability		Excluding crystal		25		ppm/°C
Startup Time		16MHz crystal		10		ms
XIN Input Low Voltage		When driven with external clock source			0.3 x V _{DVDD}	V
XIN Input High Voltage		When driven with external clock source	0.7 x V _{DVDD}			V
INTERNAL RC OSCILLATOR						•
Frequency				13.5		MHz
Initial Accuracy				10.5		%
Temperature Drift		TA = T _{MIN} to T _{MAX}		700		ppm
Supply Rejection		$V_{DVDD} = 2.25V \text{ to } 2.75V$		-1.5		%

· ____

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1 \mu F in parallel with 0.01 \mu F, f_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T_A = T_{MIN} to T_{MAX}, unless otherwise specified. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Adjustable Frequency Range		Using the RCTRM register	-40		+40	%
Frequency Adjustment Resolution				0.2		%
SUPPLY VOLTAGE SUPERV	ISORS					
DVDD Reset Threshold		Asserts RESET if V _{DVDD} falls below this threshold	2.10		2.25	V
DVDD Interrupt Threshold		Generates an interrupt if V _{DVDD} falls below this threshold	2.25		2.38	V
Minimum Reset and Interrupt Threshold Difference			150			mV
AVDD Interrupt Threshold		Generates an interrupt if V _{AVDD} falls below this threshold	2.95		3.15	V
DVDDIO Interrupt Threshold		Generates an interrupt if V _{DVDDIO} falls below this threshold	4.5		4.75	V
Supervisor Operating Range		At DVDD	1.5		2.75	V
Supervisor Hysteresis				1		%
RESET Release Delay		After V _{DVDD} rises above the reset threshold		35		μs
Power-Up Time		Time from RESET is released to the execution of the first instruction (serial bootloader off)		1		μs
+5V LINEAR REGULATOR (E Circuit/Functional Diagram)	OVDDIO, GA	ATE5, Requires External Pass Transisto	or, see the Ty	pical Appl	ication	
Regulator Output Voltage		At DVDDIO	4.75		5.25	V
GATE5 Output High Voltage		ISOURCE = 0µA (no load)	V _{DVDDIO} - 0.1			V
GATE5 Output Low Voltage		I _{SINK} = 500µA			2	V
GATE5 Output Resistance		I _{SINK} = 0μA to 50μA		330		Ω
Gain Bandwidth		DVDDIO to GATE5		1.58		kHz
Gain		DVDDIO to GATE5		1700		V/V
GATE5 Slew Rate				4.3		V/ms
Mariana		Maximum capacitance on DVDDIO when using an external pass transistor		1		μF
Maximum Load Capacitance		when using an external pass transistor				
Maximum Load Capacitance +3.3V LINEAR REGULATOR	(REG3P3)	when using an external pass transistor	1			
<u> </u>	(REG3P3)	when using an external pass transistor	3.15		3.45	V
+3.3V LINEAR REGULATOR	(REG3P3)	when using an external pass transistor	3.15		3.45 50	V mA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1 \mu F in parallel with 0.01 \mu F, f_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T_A = T_{MIN} to T_{MAX}, unless otherwise specified. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	co	NDITIONS	MIN	TYP	MAX	UNITS
+2.5V LINEAR REGULATOR (F	REG2P5)						
REG2P5 Output Voltage				2.38		2.62	V
Load Current						50	mA
Output Short-Circuit Current		REG2P5 shorted	d to DGND		100		mA
POWER REQUIREMENTS							
		DVDD		2.25	2.5	2.75	
Supply Voltage Range		AVDD		3.00	3.3	3.6	V
		DVDDIO		4.5	5.0	5.5	
		All analog funct	tions enabled		12	18	mA
		All analog funct	tions disabled		3	10	μΑ
			LNA		2.4		m ^
			Sigma-delta ADC		12		mA
			SAR ADC, 250ksps, f _{ADCCLK} = 4MHz		600		
A) (DD 0		PLL		300			
AVDD Supply Current		Incremental AVDD supply current	Supply voltage supervisors		3		μΑ
			Internal voltage reference		220		
			Reference buffer		300		
		Bias (any AVDD module enabled)		1.5		mA	
DVDD Supply Current					11		mA
DVDDIO Supply Current					2.5		mA
DIGITAL INPUTS (GPIO, UART	, JTAG, S	PI™)					
Input High Voltage				V _{DVDDIO}			V
Input Low Voltage						0.8	V
Input Hysteresis		V _{DVDDIO} = 5.0V	,		500		mV
Input Leakage Current		Digital input vo DVDDIO, pullup	Itage = DGND or disabled		±0.01	±1	μΑ
Pullup/Pulldown Resistance		Pulled up to DVDDIO internally, pulled down to DGND internally			150		kΩ
Input Capacitance					15		pF

SPI is a trademark of Motorola, Inc.

6 ______ /VI/XI/M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1 \mu F in parallel with 0.01 \mu F, f_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T_A = T_{MIN} to T_{MAX}, unless otherwise specified. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS (GPIO, U	ART, JTAG,	SPI)				•
Output Low Voltage		I _{SINK} = 0.5mA, drive strength = low			0.4	V
Output Low Voltage		I _{SINK} = 1.0mA, drive strength = high			0.4	V
Outsout High Walks are		ISOURCE = 0.5mA, drive strength = low	V _D VDDIO - 0.5			V
Output High Voltage		ISOURCE = 1.0mA, drive strength = high	V _D VDDIO - 0.5			V
Maximum Output		Drive strength = low		880		0
Impedance		Drive strength = high		450		Ω
Three-State Leakage				±0.01	±1	μΑ
Three-State Capacitance				15		pF
BURST OUTPUT						
Output Low Voltage		I _{SINK} = 8mA			0.4	V
Output High Voltage		ISOURCE = 8mA	V _D VDDIO - 0.5			V
Maximum Output		Drive strength = low		90		0
Impedance		Drive strength = high		45		Ω
Three-State Leakage				±0.01	±1	μΑ
Three-State Capacitance				15		pF
Short-Circuit Current		Burst drive set to high		50		mA
RESET						
Internal Pullup Resistance		Pulled up to DVDDIO		120		kΩ
Output Low Voltage		I _{SINK} = 0.5mA			0.4	V
Output High Voltage		No external load	V _D VDDIO - 0.5			V
Input Low Voltage		When driven by external source			0.8	V
Input High Voltage		When driven by external source	V _{DVDDIO} -			V
UART/LIN INTERFACE (UTX	, URX)		1			ı
· ·		Asynchronous mode (system clock/32)			500	- kbps
UART Baud Rates		Synchronous mode (system clock/8)			2000	
		LIN 2.0 compatibility (Note 3)	1		20	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V; V_{DVDD} = +2.5V, system clock (f_{SYSCLK}) = 16MHz, burst frequency (f_{BURST}) = bandpass frequency (f_{BPF}) = 50kHz, C_{REFBG} = C_{REF} = 1 \mu F$ in parallel with 0.01 μ F, f_{ADCCLK} = 2MHz (SAR data rate = 125ksps), T_A = T_{MIN} to T_MAX, unless otherwise specified. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI INTERFACE TIMING (Fig	ures 11 and	i 12)				
SPI Master Operating Frequency	1/t _{MCK}	0.5 x fsysclk			8	MHz
SPI Slave Operating Frequency	1/t _{SCK}	0.25 x fsysclk			4	MHz
SCLK Output Pulse-Width High/Low	tMCH, tMCL		t _{MCK} /2 - 25			ns
MOSI Output Hold Time After SCLK Sample Edge	tMOH		t _{MCK} /2 - 25			ns
MOSI Output Valid to Sample Edge	t _{MOV}		t _{MCK} /2 - 25			ns
MISO Input Valid to SCLK Sample Edge	tMIS		25			ns
MISO Input Hold Time After SCLK Sample Edge	tMIH		0			ns
SCLK Inactive to MOSI Inactive	t _{MLH}		0			ns
SCLK Input Pulse-Width High/Low	tsch, tscl			tsck/2		ns
SS Active to First Shift Edge	tsse		4tsysclk			ns
MOSI Input Setup Time to SCLK Sample Edge	tsis		25			ns
MOSI Input Hold Time After SCLK Sample Edge	tsih		25			ns
MISO Output Valid After SCLK Shift Edge Transition	tsov				50	ns
SS Inactive Duration	^t SSH		tsysclk + 25			ns
SCLK Inactive to SS Rising Edge	tsD		tsysclk + 25			ns
FLASH PROGRAMMING						
Flash Erase Time		Mass erase	200			ms
TIGOTI LIGOT TILLE		Page erase (512 bytes per page)	20			1110
Flash Programming Time		20µs per word	657			ms
Write/Erase Cycles			10,000			Cycles
Data Retention		Average temperature = +85°C	15			Years

Note 1: Noise measured at bandpass filter output with ECHO+ and ECHO- shorted divided by the gain with fBPF = 50kHz.


Note 2: Gain adjust resolution typically ranges between 6.25% and 12.5%.


Note 3: LIN 2.0 specifies a maximim data rate of 20kbps. Higher data rates could be possible with compatible devices and suitable line conditions.


___ /VI/IXI/VI

Typical Operating Characteristics


 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, f_{SYSCLK} = 16MHz, burst frequency = bandpass frequency = 50kHz, T_A = +25°C, unless otherwise noted.)$









BANDPASS FILTER OUTPUT NOISE FLOOR vs. BANDPASS FILTER CENTER FREQUENCY








LOWPASS FILTER OUTPUT RIPPLE vs. TIME





SAR ADC OFFSET ERROR vs. Temperature





Typical Operating Characteristics (continued)


 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, f_{SYSCLK} = 16MHz, burst frequency = bandpass frequency = 50kHz, T_A = +25°C, unless otherwise noted.)$




















Typical Operating Characteristics (continued)


 $(V_{DVDDIO} = +5V, V_{AVDD} = +3.3V, V_{DVDD} = +2.5V, f_{SYSCLK} = 16MHz, burst frequency = bandpass frequency = 50kHz, T_A = +25°C, unless otherwise noted.)$





REG2P5 LOAD CURRENT (mA)





0

0


Pin Description

PIN	NAME	FUNCTION
1	P1.3/TCK	Port 1 Data 3/JTAG Serial Clock Input. P1.3 is a general-purpose digital I/O. TCK is the JTAG serial test clock input. Refer to the MAXQ7667 User's Guide Sections 5 and 11.
2	P1.4/MOSI	Port 1 Data 4/SPI Serial Data Output. P1.4 is a general-purpose digital I/O. MOSI is the master output, slave input for the SPI interface. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 9.
3	P1.5/MISO	Port 1 Data 5/SPI Serial Data Input. P1.5 is a general-purpose digital I/O. MISO is the master input, slave output for the SPI interface. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 9.
4	P1.6/SCLK	Port 1 Data 6/SPI Serial Clock Output. P1.6 is a general-purpose digital I/O. SCLK is the serial clock for the SPI interface. SCLK is an input when operating as a slave and an output when operating as a master. Refer to the MAXQ7667 User's Guide Sections 5 and 9.
5	P1.7/SYNC/SS	Port 1 Data 7/Schedule Timer Sync Input/SPI Slave Select. P1.7 is a general-purpose digital I/O. A rising edge on the SYNC input resets the schedule timer. In SPI slave mode, SS is the SPI slave-select input. In SPI master mode, use SS or a GPIO to manually select an external slave. Refer to the MAXQ7667 User's Guide Sections 5, 7, and 9.
6, 19, 42	DVDD	Digital Supply Voltage. Connect DVDD directly to a +2.5V external source or to REG2P5 output for single supply operation. Bypass DVDD to DGND with a 0.1µF capacitor as close as possible to the device. Connect all DVDD nodes together.
7, 18, 43	DGND	Digital Ground. Connect all DGND nodes together. Connect to AGND at a single point.
8, 17, 44	DVDDIO	Digital I/O Supply Voltage. DVDDIO powers all digital I/Os except for XIN and XOUT. Bypass DVDDIO to DGND with a 0.1µF capacitor as close as possible to the device. Connect all DVDDIO nodes together.
9	P0.0/URX	Port 0 Data 0/UART Receive Data Input. P0.0 is a general-purpose digital I/O. URX is a UART or LIN data receive input. Refer to the MAXQ7667 User's Guide Sections 5 and 8.
10	P0.1/UTX	Port 0 Data 1/UART Transmit Data Output. P0.1 is a general-purpose digital I/O. UTX is a UART or LIN data transmit output. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 8.
11	P0.2/TXEN	Port 0 Data 2/UART Transmit Output. P0.2 is a general-purpose digital I/O. TXEN asserts low when the UART is transmitting. Use TXEN to enable an external LIN/UART transceiver. Refer to the MAXQ7667 User's Guide Sections 5 and 8.
12	P0.3/T0/ ADCCTL	Port 0 Data 3/Timer 0 I/O/ADC Control Input. P0.3 is a general-purpose digital I/O. T0 is the primary Type 2 timer/counter 0 output or input. ADCCTL is a sampling/conversion trigger input for the SAR ADC. Refer to the MAXQ7667 User's Guide Sections 5, 6, and 14.
13	P0.4/T0B	Port 0 Data 4/Timer 0B I/O/Comparator Output. P0.4 is a general-purpose digital I/O. T0B is the secondary Type 2 timer/counter 0 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.
14	P0.5/T1	Port 0 Data 5/Timer 1 I/O. P0.5 is a general-purpose digital I/O. T1 is the primary Type 2 timer/counter 1 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.
15	P0.6/T2	Port 0 Data 6/Timer 2 I/O. P0.6 is a general-purpose digital I/O. T2 is the primary Type 2 timer/counter 2 output or input. Refer to the <i>MAXQ7667 User's Guide</i> Sections 5 and 6.
16	P0.7/T2B	Port 0 Data 7/Timer 2B I/O. P0.7 is a general-purpose digital I/O. T2B is the secondary Type 2 timer/counter 2 output or input. Refer to the MAXQ7667 User's Guide Sections 5 and 6.
20	XIN	Crystal Oscillator Input. Connect an external crystal or resonator between XIN and XOUT. When using an external clock source drive XIN with 2.5V level clock while leaving XOUT unconnected. Connect XIN to DGND when an external clock source is not used.

Pin Description (continued)

DIN	NABAT	FUNCTION
PIN	NAME	FUNCTION
21	XOUT	Crystal Oscillator Output. Connect an external crystal or resonator between XIN and XOUT. Leave XOUT unconnected when driving XIN with a 2.5V level clock or when an external clock source is not used.
22	REG2P5	+2.5V Voltage Regulator Output
23	REG3P3	+3.3V Voltage Regulator Output
24	GATE5	+5V DVDDIO Voltage Regulator Control Output. GATE5 controls an external npn or nMOS transistor that passes power to DVDDIO.
25	RESET	Reset Input/Output. RESET is open drain with an internal pullup resistor to DVDDIO. Internal circuitry pulls RESET low when VDVDDIO falls below its brownout reset value or watchdog reset is enabled and the watchdog timeout period expires. Force RESET low externally for manual reset.
26	FILT	PLL VCO Control Input. Connect external filter components on FILT for the internal PLL circuit. See the <i>Typical Application Circuit/Functional Diagram</i> .
27, 32	AVDD	Analog Supply Voltage. Connect all AVDD inputs directly to a +3.3V source or to REG3P3 for self-powered operation. Bypass each AVDD to AGND with a 0.1µF capacitor as close as possible to the device.
28, 31, 33	AGND	Analog Ground. Connect all AGND nodes together. Connect to DGND at a single point.
29	ECHON	Negative Echo Input. AC-couple ECHON to an ultrasonic transducer.
30	ECHOP	Positive Echo Input. AC-couple ECHOP to an ultrasonic transducer.
34	REF	ADC Reference Input/Reference Buffer Output. When using the internal reference, the buffered bandgap reference voltage (V _{REF}) is provided for both SAR and sigma-delta ADCs. When using an external reference, apply an external voltage source ranging between 1V and V _{AVDD} at REF. Disable the reference buffer when applying an external reference at REF. Bypass REF to AGND with a 0.47µF capacitor.
35	REFBG	+2.5V Reference Output/Reference Buffer Input. Bypass to AGND with a 0.47µF capacitor.
36	AIN0	SAR ADC Input 0. AIN0 pairs with AIN1 in differential mode.
37	AIN1	SAR ADC Input 1. AIN1 pairs with AIN0 in differential mode.
38	AIN2	SAR ADC Input 2. AIN2 pairs with AIN3 in differential mode.
49	AIN3	SAR ADC Input 3. AIN3 pairs with AIN2 in differential mode.
40	AIN4	SAR ADC Input 4
41	N.C.	No Connection. Internally connected. Leave unconnected.
45	BURST	Burst Output. Burst is the ultrasonic transducer excitation pulse output. BURST remains in three-state mode on power-up.
46	P1.0/TDO	Port 1 Data 0/JTAG Output. P1.0 is a general-purpose digital I/O. TDO is the JTAG serial data output. Refer to the MAXQ7667 User's Guide Sections 5 and 11.
47	P1.1/TMS	Port 1 Data 1/JTAG Test Mode-Select Input. P1.1 is a general-purpose digital I/O. TMS is the JTAG mode-select input. Refer to the MAXQ7667 User's Guide Sections 5 and 11.
48	P1.2/TDI	Port 1 Data 2/JTAG Input. P1.2 is a general-purpose digital I/O. TDI is the JTAG serial data input. Refer to the MAXQ7667 User's Guide Sections 5 and 11.

Typical Application Circuit/Functional Diagram



Detailed Features

♦ Smart Analog Peripherals

Dedicated Ultrasonic Burst Generator

Echo Receiving Path

Low-Noise Amplifier

Time Variable Gain Amplifier

16-Bit Sigma-Delta ADC

Digital Bandpass Filter

Full-Wave Rectifier and Digital Lowpass Filter 8-Deep, 16-Bit Wide FIFO Simplifies Real-Time Processing

Magnitude Comparator

5-Channel, 12-Bit SAR ADC with 250ksps Sampling Rate

Internal Bandgap Voltage Reference for the ADCs (Also Accepts External Voltage Reference)

♦ Timer/Digital I/O Peripherals

SPI Interface

Three 16-Bit (or Six 8-Bit) Programmable Type 2 Timers/Counters

16-Bit Schedule Timer

Programmable Watchdog Timer

16 General-Purpose Digital I/Os with Multipurpose Capability

High-Performance, Low-Power, 16-Bit RISC Core
 1MHz–16MHz Operation, Approaching 1MIPS per
 1MHz

Low Power (< 2.5mA/MIPS, DVDD = +2.5V)
16-Bit Instruction Word, 16-Bit Data Bus
33 Instructions (Most Require Only One Clock
Cycle)

16-Level Hardware Stack

Three Independent Data Pointers with Automatic Increment/Decrement

- Program and Data Memory Internal 32KB Program Flash Internal 4KB Data RAM Internal 8KB Utility ROM
- ◆ Crystal/Clock Module 1MHz-16MHz External Crystal Oscillator 13.5MHz Internal RC Oscillator External Clock Source Operation
- ♦ 16 x 16 Hardware Multiplier with 48-Bit Accumulator, Single Clock Cycle Operation
- **♦ Power-Management Module**

Power-On Reset (POR)

Power-Supply Supervisor/Brownout Detection for All Supplies

On-Chip +5V, +3.3V, and +2.5V Regulators for Single Supply Operation

♦ JTAG Interface

Extensive Debug and Emulation Support In-System Test Capability Flash-Memory-Program Download

♦ UART

Synchronous and Asynchronous Transfers Independent Baud-Rate Generator 2-Wire Interface

Transmit and Receive FIFOs

♦ LIN

Supports LIN 1.3, LIN 2.0, and SAE J2602 Automatic Baud-Rate Detection and LIN Frame Synchronization Up to 64 Bytes Frame Length

Automatic Calculation of Standard (LIN 1.3) and Enhanced (LIN 2.0) Checksums

- ♦ 7mm x 7mm, 48-Pin LQFP Package
- ♦ -40°C to +125°C Operating Temperature Range

Detailed Description

The ultrasonic distance-measurement peripherals in the MAXQ7667 include a burst signal generator for acoustic transmission and mixed signal circuits for amplifying and digitizing echo signals ranging between 25kHz and 100kHz. The burst signal is a square wave with adjustable duty cycle and pulse count. The burst is derived either directly from the system clock or from a programmable PLL locked to the system clock. The MAXQ7667 effectively digitizes the echo signals received at the ECHOP and ECHON inputs using an LNA, sigma-delta ADC with variable analog gain amplifier, noise-limiting digital bandpass filter, digital fullwave rectifier, and a digital lowpass filter (see the Typical Application Circuit/Functional Diagram). The device detects echo signals at the burst frequency with amplitudes ranging from 10µV_{P-P} to 100mV_{P-P}. Echoes greater than 100mVp-p and less than 2Vp-p are internally clipped but do not saturate the receiver. To optimize echo reception, the clock used for processing the echo locks to the burst frequency. The MAXQ7667's burst generator can generate higher frequencies, but the maximum usable frequency for the echo receive path is 100kHz. For applications requiring transducer frequencies above 100kHz, implement an external echo receive path. The SAR ADC can then digitize the filtered echo envelope.

An integrated 16-bit RISC μ C (MAXQ20) provides timing control, signal processing, and data I/O. The 16-bit Harvard architecture RISC core executes most instructions in a single clock cycle from instruction fetch to cycle completion. The MAXQ20 provides optimal performance for noise-sensitive analog applications.

The MAXQ7667 includes a 13.5MHz RC oscillator, external crystal oscillator, watchdog timer, schedule timer, three general-purpose Type 2 timers/counters, two 8-bit GPIO ports, SPI interface, JTAG interface, LIN capable UART interface, 12-bit SAR ADC with five multiplexed input channels, supply-voltage monitors, and a voltage reference for communication, diagnostics, and miscellaneous support.

Burst Controller

The MAXQ7667 provides a square-wave burst signal at the BURST output. Use the burst control to transmit an ultrasonic signal. Typical applications use the burst signal to switch an external transistor that drives a high-voltage transformer, which excites the transducer (see the *Typical Application Circuit/Functional Diagram*). Use software to configure the duty cycle, frequency, number of pulses, and drive current of the burst. See Section 17 of the *MAXQ7667 User's Guide*.

Derive the burst signal either directly from the system clock or from a programmable oscillator phase locked to the system clock (Figure 1). Using the system clock limits the burst frequency to one of 16 choices. Integer division of the system clock generates these 16 frequencies. The PLL allows a fractional division of the system clock. Any frequency within the PLL range is selectable to a resolution of 0.13% or better.

When using the internal PLL, connect external filter components (C1, R1, and C2) to FILT as shown in Figure 1. These components filter the analog voltage that controls the VCO in the PLL. The filter component values shown in the figure are suitable for the entire PLL frequency range.




Figure 1. Burst Transmission Stage

Echo Receive Path

Low-Noise Amplifier (LNA)

The LNA provides a 40V/V fixed gain to the input signal. The differential inputs of the LNA are ECHOP and ECHON. For proper biasing of the LNA, AC-couple the transducer or any external circuitry to ECHOP and ECHON. For a single-ended input signal, AC-couple the signal to ECHOP with a 0.01µF capacitor and connect ECHON to AGND through a 0.01µF capacitor placed as close as possible to the signal source. The outputs of the LNA connect to the inputs of a 16-bit sigma-delta ADC and can connect internally to the AINO and AIN1 inputs of the SAR ADC for external monitoring (Figure 2).

Diagnostic Signals

An analog multiplexer located at the input of the LNA selects one of three possible signals for processing by the echo receive path; the normal echo signal AC-coupled to the ECHOP and ECHON inputs, 0V signal, or a 2mVP-P internally generated signal (Figure 2). The 2mVP-P square-wave signal, with frequency and duty cycle matching the burst signal, allows the echo receive chain to process a simulated echo.




Figure 2. Echo Receive Path

Sigma-Delta ADC

The MAXQ7667 features a 16-bit sigma-delta ADC with an analog gain adjustable from 38dB to 60dB (including the fixed LNA gain) with a maximum gain step of 12.5% (typical). Gain changes settle within one ADC conversion. Use software to create a virtual time variable gain amplifier. A digital bandpass and lowpass filters remove switching glitches and DC offset at the output of the ADC.

In a typical application, the software sets the gain to a low value when the burst is first sent and increases the gain as the time from when the burst was sent increases. As a result, strong echoes from nearby objects are processed without clipping while small signals from distant objects are processed with the maximum gain. The ADC samples the amplified echo signal from the LNA at 80 times the burst output frequency. The ADC provides conversion results at a data rate equal to 10 times the burst output frequency. The ADC conversion results also load to an 8-deep first-in-first-out (FIFO) at the native data rate or a separate time base without loading the CPU.

Digital Bandpass Filter

The digital bandpass filter has a center frequency that tracks the burst output frequency. The bandpass width is 14% of the center frequency. The bandpass filter provides the 16-bit output data at a data rate equal to 10 times the burst output frequency.

Full-Wave Rectifier

The full-wave rectifier detects the envelope of the digital bandwidth filter output to generate a DC output proportional to the peak-to-peak amplitude of the input signal. Full-wave rectification allows the digital lowpass filter to respond faster without excessive ripple.

Digital Lowpass Filter

The lowpass filter removes the ripple from the full-wave detector output. The output of the lowpass filter is available at a data rate equal to five times the burst output frequency. The corner frequency is 1/5 the burst frequency with approximately 40dB per decade rolloff. The 16-bit output data of the lowpass filter is stored in a FIFO register with a depth of eight samples. The MAXQ7667 allows data transfer from the lowpass filter




Figure 3. SAR ADC Block Diagram

output to the FIFO automatically each time the lowpass filter output updates, through the control of one of the timer outputs, or through software. The device includes a FIFO depth counter with programmable interrupt levels and generates an interrupt if a FIFO overflow condition occurs. The output of the digital lowpass filter connects to a digital comparator that can generate an interrupt for a specified echo signal level.

Digital Comparator and Threshold Adjust

The digital comparator output asserts when the echo amplitude at the output of the digital lowpass filter crosses a given threshold. The comparator's threshold level, hysteresis, and interrupt polarity are programmable.

SAR ADC

The MAXQ7667 incorporates a 12-bit unbuffered SAR ADC with sample-and-hold and conversion rate up to 250ksps. The ADC allows measurements of tempera-

ture, battery voltage, or other parameters using five single-ended or two fully differential analog inputs (AIN0–AIN4). All of the analog inputs have a range of 0 to VREF in unipolar mode and ±VREF/2 in bipolar mode.

The SAR ADC supports three different conversion start sources: timers, ADC control input (ADCCTL), and software write. The conversion start source triggers the ADC acquisition and conversion. The system clock provides the ADC clock frequency programmable to 1/2, 1/4, 1/8, or 1/16 of the system clock. Use internal bandgap reference, external reference, or AVDD for voltage reference of the SAR ADC. Figure 3 shows a simplified block diagram of the SAR ADC.

The output of the SAR ADC is straight binary in unipolar mode and two's complement in bipolar mode. Figures 4 and 5 show the ADC transfer functions in unipolar mode and bipolar mode.




Figure 4. Unipolar Transfer Function




Figure 5. Bipolar Transfer Function

SAR ADC Analog Input Track-and-Hold (T/H)

Figures 6 and 7 show the equivalent input circuit of the MAXQ7667 analog input architecture. During acquisition (track), a sampling capacitor charges to the positive input voltage at AIN0–AIN4 in single-ended mode or AIN0 and AIN2 in differential mode while a second sampling capacitor connects to AGND in single-ended mode or AIN1 and AIN3 in differential mode. The ADC conversion start source and the ADC dual mode selection bits control the T/H timing.

Voltage Reference

The MAXQ7667 supports three possible voltage reference sources for ADC conversion; 2.5V internal buffered bandgap reference, external source, and AVDD. The internal 2.5V bandgap reference has high initial accuracy and temperature coefficient of typically less than 100ppm/°C. When operating in internal reference mode, either the buffered output of the internal reference or AVDD connects to the SAR ADC while the buffered output of the internal reference connects to the sigma-delta ADC. When operating in external reference mode, an external source ranging between 1V and VAVDD applied at either the REF or REFBG inputs pro-

vides the reference to the SAR ADC and sigma-delta ADC. Bypass REFBG and REF to AGND with a 0.47µF capacitor for optimum performance. See Section 14 of the MAXQ7667 User's Guide.

Schedule Timer

The MAXQ7667's schedule timer provides general timekeeping and software synchronization to an external I/O. The schedule timer features include the following:

- 16-bit autoreload up-counter for the timer
- Programmable 16-bit alarm register
- Alarm interrupts
- Schedule timer incremented by a programmable system clock prescaler (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128)
- Schedule timer up-counter resettable through an external I/O pin, which allows synchronization of a schedule timer to an external event
- Wake-up alarm to pull the system clock from stopmode to normal operation

Figure 8 shows a simplified block diagram of the schedule timer.




Figure 6. Equivalent Input Circuit (Track/Acquisition Mode)




Figure 7. Equivalent Input Circuit (Hold/Conversion Mode)

Type 2 Timers/Counters

The MAXQ7667 includes three 16-bit timers/counters with programmable I/O (Figure 9). Each timer is a Type 2 timer implemented in the MAXQ® family. The Type 2 timer is an autoreload 16-bit timer/counter offering the following functions:

- 8-bit/16-bit timer/counter
- Up/down autoreload
- Counter function of external pulse
- Capture
- Compare

Clock Sources

The MAXQ7667 oscillator module supplies the system clock for the μ C core and all of the peripheral modules. The high-frequency oscillator operates with a 1MHz to 16MHz crystal. Use the internal RC oscillator as the system clock for applications that do not require precise timing. See Section 15 of the *MAXQ7667 User's Guide*.

The MAXQ7667 supports the following master clock sources:

Internal high-frequency oscillator drives an external 1MHz-16MHz crystal or ceramic resonator

- Internal, fast-starting, 13.5MHz RC oscillator (default oscillator at startup and in the event the external crystal fails)
- External 4MHz-16MHz clock input

Crystal Selection

The MAXQ7667 requires a crystal with the following specifications:

Frequency: 1MHz-16MHz

CLOAD: 6pF (min)
Drive level: 5µW

Series resonance resistance: 30Ω (max)

Note: Quartz crystal vendors often specify series resonance resistance (R1). Series resonance resistance is the resistance observed when the resonator is in the series resonant condition. When a resonator is used in the parallel resonant mode with an external load capacitance, as is the case with the MAXQ7667 oscillator circuit, the effective resistance at the loaded frequency of oscillation is:

$$R1 \times (1 + (CO/C_{LOAD}))^2$$

For typical shunt capacitance (CO) and load capacitance (CLOAD) values, the effective resistance potentially exceeds R1 by a factor of 2.

MAXQ is a registered trademark of Maxim Integrated Products, Inc.




Figure 8. Schedule-Timer Module Block Diagram




Figure 9. Type 2 Timer/Counter in 16-Bit Mode

JTAG Interface

The joint test action group (JTAG) IEEE 1149.1 standard defines a unique method for in-circuit testing and programming. The MAXQ7667 conforms to this standard, implementing an external test access port (TAP) and internal TAP controller for communication with a JTAG bus master, such as an automatic test equipment (ATE) system. The MAXQ7667 JTAG interface does not allow boundary scan. For detailed information on the TAP and TAP controller, refer to IEEE Std 1149.1 "IEEE Standard Test Access Port and Boundary-Scan Architecture" on the IEEE website at www.standards.ieee.org.

The TAP controller communicates synchronously with the host system (bus master) through four digital I/Os: test mode select (TMS), test clock (TCK), test data input (TDI), and test data output (TDO). The internal TAP module consists of shift registers and a TAP controller (Figure 10). The shift registers serve as transmit and receive data buffers for a debugger. Maintain the maximum TCK clock frequency to below 1/8 the system clock frequency for proper operation.




Figure 10. JTAG Interface Block Diagram

The following four digital I/Os form the TAP interface:

- TDO—Serial output signal for test instruction and data. Data transitions on the falling edge of TCK. TDO idles high when inactive. TDO serially transfers internal data to the external host. Data transfers lease significant bit first.
- TDI—Serial input signal for test instruction and data. Transition data on the rising edge of TCK. TDO pulls high when unconnected. TDI serially transfers data from the external host to the internal TAP module shift registers. Data transfers least significant bit first.
- TCK—Serial clock for the test logic. When TCK stops at 0, storage elements in the test logic must retain their data indefinitely. Force TCK high when inactive.
- TMS—Test mode selection. The rising edge of TCK samples the test signals at TMS. The TAP controller decodes the test signals at TMS to control the test operation. Force TMS high when inactive.

UART/LIN Interface

The MAXQ7667 includes a UART/LIN transceiver combination that supports communication speeds up 2MBd. The LIN standard for example limits communication speed to 20kBd or less. Connect a LIN transceiver or other UART connections such as RS-232 and RS-485 directly to the MAXQ7667's 2-wire interface: URX and UTX. The MAXQ7667 operates as a LIN slave or LIN master device. The UART provides the programmable baud-rate generators to communicate effectively to or from the LIN transceiver. The device holds up to 8 bytes of data in each of the transmit and receive FIFOs. The following characteristics apply to the MAXQ7667 UART/LIN interface:

- Full-duplex operation for asynchronous data transfers up to 500kBd (system clock/32)
- Half-duplex operation for synchronous data transfers up to 2MBd (system clock/8)
- 8-deep receive and transmit FIFO with programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th data bit (commonly used for parity or address/data selection)—UART mode only
- Hardware support for LIN including break detection, autobaud, address identity filtering, checksum calculation, and block length checking

 Supports common RS-232 and LIN baud rates: 1000, 1200, 2400, 4800, 9600, 19,200, 20,000, 38,400, 57,600, and 115,200 with system clock = 16MHz

SPI Interface

The MAXQ7667 supports 4-wire SPI interface communication with 8-bit or 16-bit data streams operating in either master mode or slave mode. The SPI interface allows synchronous half-duplex or full-duplex serial data transfers to a wide variety of external serial devices using MISO, MOSI, SS, and SCLK signals. Collision detection is provided when two or more masters attempt a data transfer at the same time. See Section 9 of the *MAXQ7667 User's Guide*.

General-Purpose Digital I/O Ports

Two 8-bit digital I/O ports (Po._ and P1._), with dedicated one or more alternative functions, are available as general-purpose I/Os (GPIOs) under the control of the integrated MAXQ20. Set each I/O within each port individually as an input or output. The GPIOs incorporate a Schmitt trigger receiver and a full CMOS output driver (Figure 13). Each GPIO configures as an input with pullup to DVDDIO at power-up. When programmed as an input, each I/O is configurable for high-impedance. weak pullup to DVDDIO or pulldown to DGND. When programmed as an output, writing to the port output register (PO) controls the output logic state. The outputs source or sink at least 1.6mA. Configure the drive strength for each I/O within each port to high or low using the pad drive strength register for optimum EMI performance. All the I/O ports have interrupt capability that wake up the device while in stop mode and have protection circuitry to DVDDIO and DGND.

Supply-Voltage Regulators

The MAXQ7667 requires three different power-supply voltages. DVDDIO, nominally +5V, allows interfacing to standard 5V logic on all the digital I/Os including the LIN/UART, JTAG, and SPI ports. DVDD, nominally +2.5V, powers all the high-speed digital circuits. AVDD, nominally 3.3V, powers the analog circuits.

External power supplies or internal voltage regulators provide each of the supply voltages. The internal voltage regulators provide 3.3V and 2.5V supplies from the 5V DVDDIO input. Obtain the 5V supply from a higher external voltage supply by using a few external components. The MAXQ7667 includes an internal error amplifier used to regulate the voltage on DVDDIO by driving the gate or base of an external pass transistor. Refer to the MAXQ7667 User's Guide for more details on the external components needed for 5V regulation.

_ /N/XI/N




Figure 11. SPI Timing Diagram in Master Mode




Figure 12. SPI Timing Diagram in Slave Mode




Figure 13. Port 0 Digital I/O Basic Circuitry. Port 1 Circuitry is the Same as Port 2.

Connect bypass capacitors at each power-supply input as close as possible to the device. Use a bypass capacitor less than $0.47\mu F$ on DVDDIO. For most applications, $0.1\mu F$ bypass capacitors are adequate.

Supply Brownout Monitor

Power supplies DVDD, AVDD, and DVDDIO each include a brownout monitor/supervisor that alerts the μ C when their corresponding supply voltages drop below the interrupt threshold. Activate each brownout monitor independently using the corresponding brownout enable bits: VDBE, VIBE, and VABE.

Reset

In reset mode, no instruction execution occurs and all inputs/outputs return to their default states. Code execution resumes at address 8000h (in the utility ROM) once the reset condition is removed.

Four different sources reset the MAXQ7667: POR, watchdog timer reset, external reset, and internal system reset.

During normal operation, force RESET low for at least four system clock cycles for an external reset. Set the ROD bit in the SC register, while the SPE bit in the ICDF register is set, for an internal system reset. See Section 16 of the MAXQ7667 User's Guide.

Power-On Reset (POR)

The MAXQ7667 includes a DVDD voltage supervisor to control the μ C POR. On power-up, internal circuitry pulls RESET low and resets all the internal registers. RESET is held low for the duration of the power-on delay after VDVDD rises above the DVDD reset threshold. The internal RC oscillator starts up and software execution begins at the reset vector location 8000h immediately after the device exits POR while RESET is

not externally forced low. An internal POR flag indicates the source of a reset. Ramp up the DVDD supply at a minimum rate of 60mV/ms to keep the device in POR until DVDD fully settles.

Watchdog Timer

The primary function of the watchdog timer is to watch for stalled or stuck software. The watchdog timer performs a controlled system restart when the μP fails to write to the watchdog timer register before a selectable timeout interval expires. The internal 13.5MHz RC oscillator drives the MAXQ7667's watchdog timer.

Figure 14 shows the watchdog timer functions as the source of both the watchdog interrupt and watchdog reset. The watchdog interrupt timeout period is programmable to 2¹², 2¹⁵, 2¹⁸, or 2²¹ cycles of the RC oscillator resulting in a nominal range of 273µs to 139.8ms. The watchdog reset timeout period is a fixed 512 RC clock cycles (34µs). When enabled, the watchdog generates an interrupt upon expiration; then, if not reset within 512 RC clock cycles, the watchdog asserts RESET low for eight RC clock cycles.

Hardware Multiplier/Accumulator

A hardware multiplier supports high-speed multiplications. The multiplier completes a 16-bit x 16-bit multiplication in a single clock cycle and contains a 48-bit accumulator. The multiplier is a peripheral that performs seven different multiplication operations:

- Unsigned 16-bit multiplication
- Unsigned 16-bit multiplication and accumulation
- Unsigned 16-bit multiplication and subtraction




Figure 14. Watchdog Functional Diagram

- Signed 16-bit multiplication
- Signed 16-bit multiplication and negation
- Signed 16-bit multiplication and accumulation
- Signed 16-bit multiplication and subtraction

MAXQ Core Architecture

The MAXQ20 μ C is an accumulator-based Harvard memory architecture. Fetch and execution operations complete in one clock cycle without pipelining because the instruction contains both the op code and data. The μ C streamlines 16 million instructions per second (MIPS). Integrated 16-level hardware stack enables fast subroutine calling and task switching. Manipulate data quickly and efficiently with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers automatically increment or decrement following an operation, eliminating the need for software intervention.

Instruction Set

The instruction set consists of a total of 33 fixed-length 16-bit instructions that operate on registers and memory locations. The highly orthogonal instruction set allows arithmetic and logical operations to use any register along with the accumulator. System registers control functionality common to all MAXQ µCs, while peripheral registers control peripherals and functions specific to the MAXQ7667. All registers are subdivided into register modules.

The architecture is transport-triggered. Writes or reads from certain register locations potentially have side effects. These side effects form the basis for the higher level op codes defined by the assembler, such as ADDC, OR, JUMP, etc. The op codes are implemented as MOVE instructions between system registers. The assembler handles all the instruction encoding.

Memory Organization

In addition to the internal register space, the device incorporates several memory areas:

- 16Kwords of flash memory for program storage
- 2Kword of SRAM for storage of temporary variables
- 4Kwords utility ROM
- 16-level, 16-bit-wide hardware stack for storage of program return addresses and general-purpose use

Use the internal memory-management unit (MMU) to map data memory space into a predefined program memory segment for code execution from data memory. Use the MMU to map program memory space as data space for access to constant data stored in program

memory. Access physical memory segments (other than the stack and register memories) as either program memory or data memory, but not both at once.

By default, the memory is arranged in a Harvard architecture, with separate address spaces for program and data memory. The configuration of program and data space depends on the current execution location.

- When executing code from flash memory, access the SRAM and utility ROM in data space.
- When executing code from SRAM, access the flash memory and utility ROM in data space.
- When executing code from the utility ROM, access the flash memory and SRAM in data space.

Utility ROM (see Section 18 of the MAXQ7667 User's Guide)

The utility ROM is a 4K x 16 block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines called from application software. The subroutines include:

- In-system programming (bootloader) over the JTAG or UART interface
- In-circuit debug routines
- Test routines (internal memory tests, memory loader, etc.)
- User-callable routines for in-application flash programming and code space table lookup

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution immediately jumps to the start of the user-application code (located at address 0000h) or to one of the special routines mentioned above. Call the routines within the utility ROM using the application software. Refer to the *MAXQ7667 User's Guide* for more information on the utility ROM contents.

Password protect in-system programming, in-application programming, and in-circuit debugging functions using a password-lock (PWL) bit. The PWL bit is implemented in the SC register. When the PWL bit is set to one (POR default), the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When the PWL bit is cleared to zero, these utilities are fully accessible without the password. The password is automatically set to all ones following a mass erase.

Data Memory

The 2K x 16 internal data SRAM maps into either program or data space. The contents of the SRAM are maintained during stop mode and across non-POR resets, as long as DVDD remains within the operating voltage range.

A data memory cycle requires only one system clock period to support fast internal execution. This allows a complete read or write operation on SRAM in one clock cycle. The MMU handles data memory mapping and access control. Read or write to the data memory with word or byte-wide commands.

Stack Memory

The MAXQ7667 provides a 16 x 16 hardware stack to support subroutine calls and system interrupts. A 16-bit wide internal hardware stack provides storage for program return addresses and general-purpose use. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and interrupts serviced.

Register Set

Sets of registers control most functions. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types; system registers and peripheral registers. The register set common to most MAXQ-based devices, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. The peripheral registers define additional functionality. Tables 1 and 3 show the MAXQ7667 register set.

Programming

Two different methods program the flash memory: insystem programming and in-application programming. Both methods afford great flexibility in system design as well as reduce the life-cycle cost of the embedded system. The MAXQ7667 password protects these features to prevent unauthorized access to code memory.

In-System Programming

An internal bootstrap loader reloads the device over a simple JTAG or UART interface allowing cost savings in system software upgrade. During power-up, the MAXQ7667 first checks for activity on the JTAG port. If no activity is present, the device checks if a password-protected program is present. If the password is set,

_ /N/XI/N

the application code executes. The application codes initiate reprogramming. If the password is not set, the MAXQ7667 monitors the UART for an autobaud character (0x0D). If this character is received, the device sets its serial baud rate and initiates a boot loader procedure. If 0x0D is not received after five seconds, the device begins execution of the application code.

The following bootloader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

In-Application Programming

The in-application programming feature allows the μ C to modify its own flash program memory while simultaneously executing its application software. This allows on the fly software updates in mission-critical applications that cannot afford downtime. Erase and program the flash memory using the flash programming functions in the utility ROM. Refer to Section 18 of the *MAXQ7667 User's Guide* for a detailed description of the utility ROM functions.

Stop Mode

Power consumption reaches its minimum in stop mode (STOP = 1). In this mode, the external oscillator, internal RC oscillator, system clock, and all processing halts. Trigger an enabled external interrupt input or directly apply an external reset on $\overline{\text{RESET}}$ to exit stop mode. Upon exiting stop mode, the μC either waits for the external high-frequency crystal to complete its warmup period or starts execution immediately from its internal RC oscillator while the crystal warms up.

Interrupts

Multiple interrupt sources quickly respond to internal and external events. The MAXQ architecture uses a single interrupt vector (IV) and single interrupt-service routine (ISR) design. Enable interrupts globally, individually, or by module. When an interrupt condition occurs, its individual flag is set even if the interrupt source is disabled at the local, module, or global level. Clear interrupt flags within the interrupt routine to avoid repeated false interrupts from the same source. Provide an adequate delay between the write to the flag and the RETI instruction using application software to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up. Once software control transfers to the ISR, use the interrupt identification register (IIR) to determine if the source of the interrupt is a system register or peripheral register. The specified module identifies the specific interrupt source. The following interrupt sources are available:

- Watchdog interrupt
- External interrupts 0-7 on port 0 and port 1
- Timer 0 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 1 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 2 low compare, low overflow, and overflow interrupts
- Schedule timer alarm interrupt
- SPI data transfer complete, mode fault, write collision and receive overrun interrupts
- UART transmit, receive interrupts
- LIN mode master or slave interrupt
- SAR ADC data ready interrupt
- Echo envelope LPF output, FIFO full, and comparator interrupts
- Digital and I/O voltage brownout interrupts
- High-frequency oscillator failure interrupt

Table 1. System Register Map

REGISTER			MODULE	NAME (BASE S	PECIFIER)		
INDEX	AP (8h)	A (9h)	PFX (Bh)	IP (Ch)	SP (Dh)	DPC (Eh)	DP (Fh)
0h	AP	A[0]	PFX[0]	IP	_	_	_
1h	APC	A[1]	PFX[1]	_	SP	_	_
2h	_	A[2]	PFX[2]	_	IV	_	_
3h	_	A[3]	PFX[3]	_	_	OFFS	DP[0]
4h	PSF	A[4]	PFX[4]	_	_	DPC	_
5h	IC	A[5]	PFX[5]	_	_	GR	_
6h	IMR	A[6]	PFX[6]	_	LC[0]	GRL	_
7h	_	A[7]	PFX[7]	_	LC[1]	ВР	DP[1]
8h	SC	A[8]		_	_	GRS	_
9h	_	A[9]	_	_	_	GRH	_
Ah	_	A[10]	_	_	_	GRXL	_
Bh	IIR	A[11]	_	_	_	FP	_
Ch	_	A[12]	_	_	_	_	_
Dh	_	A[13]	_	_	_	_	_
Eh	CKCN	A[14]	_	_	_	_	_
Fh	WDCN	A[15]	_	_	_	_	_

Note: Registers in italics are read-only. Registers in bold are 16-bit wide.

Hair								REGI	REGISTER BIT							
ביי	15	14	13	12	1	10	6	8	7	9	2	4	ဇ	2	-	0
0 <														AP (4	AP (4 Bits)	
ζ									0	0	0	0	0	0	0	0
C									CLR	SOI	I	I	1	MOD2	MOD1	MODO
)									0	0	0	0	0	0	0	0
100									Z	S	I	GPF1	GPF0	00	Э	Ш
ר ס									-	0	0	0	0	0	0	0
<u>C</u>									I	1	CGDS	1	1		SNI	IGE
2									0	0	0	0	0	0	0	0
QF4									IMS	1	IM5	1M4	IM3	IM2	IM1	IMO
									0	0	0	0	0	0	0	0
ç									TAP	1	CDA1	CDA0	1	ROD	PWL	1
)									-	0	0	0	0	0	*0	0
=									SII	ı	115	14	113	112	Ξ	0
<u> </u>									0	0	0	0	0	0	0	0
Z									XTRC	1	RGMD	STOP	SWB	PMME	CD1	CD0
									*ഗ	0	0	0	0	0	0	0
200									POR	EWDI	WD1	WD0	WDIF	WTRF	EWT	RWT
									*%	*%	0	0	0	*8	*s	0
A[n] (0.15)								A[n]	A[n] (16 Bits)							
7[11] (O. 13)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DEV[6] (0.7)								PFX[r	PFX[n] (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
٩								IP (IP (16 Bits)							
=	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00			1								Ι			SP (4	· Bits)	
סֿ	0	0	0	0	0	0	0	0	0	0	0	0	1	-	-	-
2								2	IV (16 Bits)							
^	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
10.01								CC[0	LC[0] (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I O[4]								LC[1	LC[1] (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
]								i							

*Bits indicated by an "s" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR. Refer to the MAXQ7667 User's Guide for more information.

Table 2. System Register Bit and Reset Values

Table 2. System Register Bit and Reset Values (continued)

PECICIEB								REGI	REGISTER BIT							
ביים וכופים ו	15	14	13	12	7	10	6	8	7	9	2	4	က	2	1	0
0												OFFS	OFFS (8 Bits)			
									0	0	0	0	0	0	0	0
C	1	_	1	-		-	-	-	1	1	I	WBS2	WBS1	WBS0	SDPS1	SDPS0
7	0	0	0	0	0	0	0	0	0	0	0	-	-	-	0	0
C	GR15	GR14	GR13	GR12	GR11	GR10	GR9	GR8	GR7	GR6	GR5	GR4	GR3	GR2	GR1	GRO
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ā									GRL7	GRL6	GRL5	GRL4	GRL3	GRL2	GRL1	GRLO
ק ק									0	0	0	0	0	0	0	0
0								BP	BP (16 Bits)							
ģ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	GRS15	GRS14	GRS13	GRS12	GRS11	GRS10	GRS9	GRS8	GRS7	GRS6	GRS5	GRS4	GRS3	GRS2	GRS1	GRS0
פרט	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
100									GR15	GR14	GR13	GR12	GR11	GR10	6H9	GR8
5									0	0	0	0	0	0	0	0
200	GRXL15	GRXL14	GRXL13	GRXL12	GRXL11	GRXL10	GRXL9	8TXH5	GRXL7	GRXL6	GRXL5	GRXL4	GRXL3	GRXL2	GRXL1	GRXL0
JYLID J	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8								FF	FP (16 Bits)							
=	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
וטפט								DP[0	DP[0] (16 Bits)							
<u></u>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1900								DP[1	DP[1] (16 Bits)							
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
]]]	:],] i			(,].

*Bits indicated by an "s" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR. Refer to the MAXQ7667 User's Guide for more information.

Table 3. Peripheral Register Map

REGISTER			MODULE NAME (BASE SPECIFIER)		
INDEX	M0 (0h)	M1 (1h)	M2 (2h)	M3 (3h)	M4 (4h)	M5 (5h)
0h	PO0	MCNT	T2CNA0	T2CNA2	_	BPH
1h	PO1	MA	T2H0	T2H2	_	BTRN
2h	_	MB	T2RH0	T2RH2	_	SARC
3h	EIF0	MC2	T2CH0	T2CH2	_	RCVC
4h	EIF1	MC1	T2CNA1	_	_	PLLF
5h	_	MC0	T2H1	CNT1	_	AIE
6h	_	SPIB	T2RH1	SCON	_	CMPC
7h	_	SPICN	T2CH1	SBUF	_	CMPT
8h	PI0	SPICF	T2CNB0	T2CNB2	_	ASR
9h	PI1	SPICK	T2V0	T2V2	_	SARD
Ah	_	_	T2R0	T2R2	_	LPFC
Bh	EIE0	_	T2C0	T2C2	_	OSCC
Ch	EIE1	MC1R	T2CNB1	FSTAT	_	BPFI
Dh	_	MC0R	T2V1	ERRR	_	BPFO
Eh	_	SCNT	T2R1	CHKSUM	_	LPFD
Fh	_	STIM	T2C1	ISVEC	_	LPFF
10h	PD0	SALM	T2CFG0	T2CFG2	_	APE
11h	PD1	FPCTL	T2CFG1	STA0	_	_
12h	_	_	_	SMD	_	FGAIN
13h	EIES0	_	_	FCON	_	B1COEF
14h	EIES1	_	_	CNT0	_	B2COEF
15h	_	_	_	CNT2	_	B3COEF
16h	_	_	_	IDFB	_	A2A
17h	_	RCTRM	_	SADDR	_	A2B
18h	PS0	_	ICDT0	SADEN	_	_
19h	PS1	_	ICDT1	BT	_	A2D
1Ah	_	_	ICDC	TMR	_	_
1Bh	PR0	_	ICDF	_	_	A3A
1Ch	PR1	ID0	ICDB	_	_	A3B
1Dh	_	ID1	ICDA	_	_	_
1Eh	_	_	ICDD	_	_	A3D
1Fh	_	_	_	_	_	_

0 MC0R15 0 MC1R15 MB15 REGISTER SPICN SPICF SPICK EIES0 MCNT EIF0 PO EF1 B 프 EIE0 EE1 PD0 PD1 EIES1 PS0 PS1 PB PR1 ₹ $\overset{\mathsf{B}}{\succeq}$ MC2 MC1 8 SPIB

MIXIM

Table 4. Peripheral Register Bit Functions and Reset Values

DECICTED								REGIS	REGISTER BIT							
5	12	4	13	12	=	9	6	80	7	9	2	4	က	2	-	0
SCNT		0	0	0	SIDIVZ	LVICIS	SIDIVO	SSYNCEN	SALIE	SALMF		0	0	0	SALME	SIIME
MITO	STIM15	STIM14	STIM13	STIM12	STIM11	STIM10	STIM9	STIM8	STIM7	STIM6	STIM5	STIM4	STIM3	STIM2	STIM1	STIMO
	SAI M15	SAI M14	SAI M13	0 SAI M12	SAI M11	SAI M10	SAI M9	O SAI MR	SAI M7	O SALM6	O SAI MS	SAI M4	SAIM3	O SAI M2	SAI M1	O SAI MO
SALM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FPCNTL	<	0	<	0		0	0	0	<	0	0	0	0	0	<	DPMG
		>	>	>	>	>	>	RCTRM8	BCTRM7	RCTRM6	RCTRM5	BCTRM4	RCTRM3	RCTRM2	BCTRM1	RCTRM0
RCTRM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0GI	ID015	1D014	1D013	ID012	1D011	1D010	60QI	1D08	1007	1D06	0 90 1	1D04	1003	1D02	1D01	1D00
Ξ	ID115	ID114	ID113	D112	D111	ID110	ID19	ID18	D17	ID16	ID15	ID14	D13	D12	ID11	ID 10
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA0	0	0	0	0	0	0	- 0	0	ET2 0	T20E0	0 0	TR2L 0	TR2	CPRL2	SS2 0	GZEN
Ollor))			T2H07	T2H06	T2H05	T2H04	T2H03	T2H02	T2H01	T2H00
OHZI	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2RH0	1	ı	ı		I	ı			T2RH07	T2RH06	T2RH05	T2RH04	T2RH03	T2RH02	T2RH01	T2RH00
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 00
T2CH0	0	0	0	0	0	0	0	0	12CHU/ 0	0 0	12CHU5	12CH04	O O	12CH02	0 O	0 O
TOUND 1		1							ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2H1		0	0	0		0	0		T2H17	T2H16	T2H15	T2H14	12H13	12H12	T2H.1	12H10
	>	>	>	>	>	o	>	>	T2RH17	T2RH16	T2RH15	T2RH14	T2RH13	T2RH12	T2RH11	T2RH10
T2RH1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CH1	1	ı	ı		I	ı			T2CH17	T2CH16	T2CH15	T2CH14	T2CH13	T2CH12	T2CH11	T2CH10
	0	0	0	0	0	0	0	0	0 5	0	0	0	0 1	0 10	0	0 100
T2CNB0				0		0	0		FIZL	120E1	IZPOLI	0	IFZ O	IFZL 0	222	155 0
U/\61	T2V015	T2V014	T2V013	T2V012	T2V011	T2V010	T2V09	T2V08	T2V07	T2V06	T2V05	T2V04	T2V03	T2V02	T2V01	T2V00
0.43	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2R0	T2R015	T2R014	T2R013	T2R012	T2R011	T2R010	T2R09	T2R08	T2R07	T2R06	T2R05	T2R04	T2R03	T2R02	T2R01	T2R00
	T2C015	T2C014	T2C013	T2C012	T2C011	T2C010	T2C09	T2C08	T2C07	T2C06	U T2C05	T2C04	T2C03	T2C02	T2C01	12000
12C0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNB1	1	1	I	I	I	1	I	ı	ET2L	T20E1	T2POL1	1	TF2	TF2L	TCC2	TC2L
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V1	0 0	0	0	0	0	0 0	9LV2I	0	/L\\Z	0.00	cr vs1	12014	0	21721	0	01021
T2R1	T2R115	T2R114	T2R113	T2R112	T2R111	T2R110	T2R19	T2R18	T2R17	T2R16	T2R15	T2R14	T2R13	T2R12	T2R11	T2R10
	12C11E	T2C117	T2C113	T2C112	T2C111	T2C110	0 T2C 10	0 T2C18	0 T2C17	0 T2C16	0 T2C15	T2C1/	T2C13	0 T2C 12	19011	12010
T2C1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
TACEGO	1	1	I	ı	ı	1	I	ı	T2C1	T2DIV2	T2DIV1	T2DIV0	T2MD	CCF1	CCF0	C/T2
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CFG1								0	T2C1	T2DIV2	T2DIV1	T2DIV0	T2MD	00F1	COFO	C/T2
	U ICDITO15	U ICDITO14	U O TOTO	U ICDIO10	U ICDTO11	U UDTUJU	U ICDITO	O OI	U ICDIO	U	U	U	U ICPITOS	U COTTO	O O	U OTCOI
ICDT0	DB	DB	DB	DB 12	DB	BB	DB	DB	DB	DB	DB	80	DB	DB	88	DB
ICDT1	ICDT115	ICDT114	ICDT113	ICDT112	ICDT111	ICDT110	ICDT19	ICDT18	ICDT17	ICDT16	ICDT15	ICDT14	ICDT13	ICDT12	ICDT11	ICDT10
	8	DB	BB	8	BB	8	DB	DB	88	BB	BD	88	0B	80.00	DB	DB
ICDC	<	0	<	0	<	0	0	0	J. P.	0	HEGE	0	CMD3	CIMDZ	CMC	CMDC
	٥	>	>	>	>	0	>	>	۵	٥	2	>	2	2	٥	۵

Table 4. Peripheral Register Bit Functions and Reset Values (continued)

Table 4. Peripheral Register Bit Functions and Reset Values (continued)

BEGISTER								ZHZ.	REGISTER BIT					•		
i i j	12	14	13	12	Ξ	9	6	80	7	9	2	4	က	2	- 6	0
ICDF		0			0	0	0				0	0	rss o	PSSO	A C	ž c
2		>	>	0	0	o	>	>	ICDB.7	ICDB.6	ICDB.5	ICDB.4	ICDB.3	ICDB.2	ICDB.1	ICDB.0
. ann	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDA	ICDA15	ICDA14	ICDA13	ICDA12	ICDA11	ICDA10	ICDA9	ICDA8	ICDA7	ICDA6	ICDA5	ICDA4	ICDA3	ICDA2	ICDA1	ICDA0
0	ICDD 15	ICDD14	ICDD13	ICDD12	ICDD11	ICDD 10	ICDD9	ICDD8	LCDD7	CDDe	ICDDs	ICDD4	ICDD3	ICDD2	ICDD1	ICDD0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA2	I	I	I	Ι	I	I	I	I	ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
	0	0	0	0	0	0	0	0	0 TOLL07	0	120121	0 10101	0	0	0	0
T2H2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CHOCH	1	1	1	1	1	1	1		T2RH27	T2RH26	T2RH25	T2RH24	T2RH23	T2RH22	T2RH21	T2RH20
ZHHZ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CH2	0	0	0	0	0	0	0	0	T2CH27	T2CH26	T2CH25	T2CH24	T2CH23	T2CH22	T2CH21	T2CH20
į	١	0	o	9	0	0	0	0	O NIN	> 5	FF o	o 12	o EI	0 2	9 17	9 2
CNT	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
NOON	1	1	Ι	I	Ι	Ι	1	1	SM0/FE	SM1	SM2	REN	TB8	RB8	I	E
5000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SBUF	0	0	0	0	0	0	0	0	SBUF7 0	SBUF6	SBUF5	SBUF4	SBUF3	SBUF2	SBUF1	SBUFO
O C))))		ET2L	T20E1	T2POL1) I	TF2	TF2L	TCC2	TC2L
I ZCINBZ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V2	T2V215	T2V214	T2V213	T2V212	T2V211	T2V210	T2V29	T2V28	T2V27	T2V26	T2V25	T2V24	T2V23	T2V22	T2V21	T2V20
	T2004E	120214	120212	120212	120211	120210	0 0000	0 0	T2B27	0 20001	10007	0 42007	12000	0 0	0 12021	0 0
T2R2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1903	T2C215	T2C214	T2C213	T2C212	T2C211	T2C210	T2C29	T2C28	T2C27	T2C26	T2C25	T2C24	T2C23	T2C22	T2C21	T2C20
1202	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FSTAT	0	0	0	0	0	0	0	0	0	0	H o	TFAE 0	H -	HH 0	RFAF 0	# -
EBBB	1	1	1		1	1	-	1	1	OTE	DME	CKE	P1	PIE	P0	POE
	0	0	0		0	0	0	0	0	0	0	0	-	0	0	0
CHKSUM	CHKSUM15	CHKSUM14	CHKSUM13		CHKSUM11	CHKSUM10	Š	CHKSUMB	CHKSUM7	CHKSUM6	CHKSUM5	CHKSUM4	CHKSUM3	CHKSUM2	CHKSUM1	CHKSUMO
i i	>	>	>	0	o	o	>	>	o	>	>	>	ISVEC3	ISVEC2	ISVEC1	ISVECO
ISVEC	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	-
TACEGS	1	1	1	I	I	ı	1	1	T2C1	T2DIV2	T2DIV1	T2DIV0	T2MD	CCF1	CCF0	C/T2
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 2
STA0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u></u>	0
OMO	ı		I	1	I	I	1	1	EIR	OFS	ı	1	I	Ш	SMOD	FEDE
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FCON		0	<	<		0	0		HF c	FRF	TXF1	TXFT0	RXFT1	RXFT0	9	Z
	>	>	>	>	>	o	>	>	n i	E E	L L	¥	AIT	Ē	N E	ONIT
ONTO	0	0	0	0	0	0	0	0	-	0	0	0	-	0	0	0
CINID	I	I	I	_	1	I	I	1		1	I	DMIS	PM	HDO	FBS	ВТН
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IDFB			IDFBH5	IDFBH4	IDFBH3	DFBH2	DFBH1	IDFBH0			IDFBL5	IDFBL4	IDFBL3	IDFBL2	IDFBL1	IDFBL0
	>	>	- 1	- 1	- 1	- 1	- 1	- 1	SADDR7	SADDRA	SADDRA	SADDRA	SADDR3	SADDRO	SADDR1	SADDRO
SADDR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SADEN		I	I	1	I	I	I	I	SADEN7	SADEN6	SADEN5	SADEN4	SADEN3	SADEN2	SADEN1	SADENO
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0110101								REGIL	REGISTER BIT							
n Edisien	15	14	13	12	11	10	6	8	7	9	S	4	3	2	-	0
Ta	BT15	BT14	BT13	BT12	BT11	BT10	BT9	BT8	BT7	BT6	BT5	BT4	BT3	BT2	BT1	BT0
ā	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TMD	TMR15	TMR14	TMR13	TMR12	TMR11	TMR10	TMR9	TMR8	TMR7	TMR6	TMR5	TMR4	TMR3	TMR2	TMR1	TMR0
CIMI-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
100	BSTT	BDS					BPH9	BPH8	BPH7	BPH6	BPH5	BPH4	BPH3	BPH2	BPH1	BPH0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
NATA	BDIV3	BDIV2	BDIV1	BDIV0	BPOL	BCKS	BTRI	BGT	BCTN7	BCTN6	BCTN5	BCTN4	BCTN3	BCTN2	BCTN1	BCTN0
	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
CAAA	_				SARMX2	SARMX1	SARMX0	SARDIF	SARBIP	SARDUL	SARRSEL	SARASD	SARBY	SARC2	SARC1	SARCO
0000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DUVU			-			-	-	LNAOSEL	LNAISEL1	LNAISELO	-	RCVGN4	RCVGN3	RCVGN2	RCVGN1	RCVGN0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
u - i - i	_					PLLC1	PLLC0	PLLF8	PLLF7	PLLF6	PLLF5	PLLF4	PLLF3	PLLF2	PLLF1	PLLF0
	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
ai v						-	-	-	XTIE	VIBIE	VDBIE	VABIE	CMPIE	LFLIE	LPFIE	SARIE
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COMP	CMPP	CMPH14	CMPH13	CMPH12	CMPH11	CMPH10	CMPH9	CMPH8	CMPH7	CMPH6	CMPH5	CMPH4	CMPH3	CMPH2	CMPH1	CMPH0
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TMD	CMPT15	CMPT14	CMPT13	CMPT12	CMPT11	CMPT10	CMPT9	CMPT8	CMPT7	CMPT6	CMPT5	CMPT4	CMPT3	CMPT2	CMPT1	CMPT0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ASB	VIOLVL	DVLVL	AVLVL	CMPLVL			1	XTRDY	XTI	VIBI	VDBI	VABI	CMPI	LPFFL	LPFRDY	SARRDY
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CAAA					SARD11	SARD10	SARD9	SARD8	SARD7	SARD6	SARD5	SARD4	SARD3	SARD2	SARD1	SARDO
טחאט	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CHO	FFIL3	FFIL2	FFIL1	FFILO	FFDP3	FFDP2	FFDP1	FFDP0	FFOV				FFLD	FFLS2	FFLS1	FFLS0
)	0	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-
0000			1		1	I	1	1	I		I	I	SARCD1	SARCD0	XTE	RCE
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EDEI	BPFI15	BPFI14	BPFI13	BPFI12	BPFI11	BPFI10	BPF19	BPFI8	BPFI7	BPFI6	BPFI5	BPF14	BPF13	BPF12	BPF11	BPFI0
-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RPEO	BPFO15	BPFO14	BPFO13	BPF012	BPFO11	BPFO10	BPF09	BPF08	BPF07	BPF06	BPF05	BPF04	BPF03	BPF02	BPF01	BPF00
)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L PED	LPFD15	LPFD14	LPFD13	LPFD12	LPFD11	LPFD10	LPFD9	LPFD8	LPFD7	LPFD6	LPFD5	LPFD4	LPFD3	LPFD2	LPFD1	LPFD0
j -)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	LPFF15	LPFF14	LPFF13	LPFF12	LPFF11	LPFF10	LPFF9	LPFF8	LPFF7	LPFF6	LPFF5	LPFF4	LPFF3	LPFF2	LPFF1	LPFF0
								NOT IN	NOT INITIALIZED							
ШОУ		RBUFE	RSARE	BGE	LRIOPD	LRDPD	LRAPD	VIBE	VDPE	VDBE	VABE	SARE	PLLE	MDE	LNAE	BIASE
1	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0

Table 4. Peripheral Register Bit Functions and Reset Values (continued)

	-																				
	2																				
	3																				
	4																				
	2																				
	9																				
REGISTER BIT	7	[15:0]	0x7B5C	[15:0]	0x2492	[15:0]	0x5820	[15:0]	0x2410	[15:0]	0x30F4	[15:0]	69EEX0	[15:0]	0x3A28	[15:0]	0xE20E	[15:0]	0xE1E3	[15:0]	0xE559
REGIS	8		XO	.]	ô		ô	.]	ô	.]	ô	.]	ô	.]	ŏ	.]	ŏ		×o	.]	ŏ
	6																				
	10																				
	11																				
	12																				
	13																				
	14																				
	15																				
0000	ביייייייייייייייייייייייייייייייייייייי	2		BACOEE	ם כ		BACOE	11000		VC V	ASA	900	AZB	- CCV	AZD.	V C V	TOT TOTAL	000	925	Cov	2

Bits indicated by "ST" reflect the input signal state.

Bits indicated by "P" are cleared to 00h on POR and then, if required, initialized to a value stored within the flash information block.

Bits indicated by "DB" have read/write access only in background or debug mode. These bits are cleared after a POR. Bits indicated by "DW" are only written to in debug mode. These bits are cleared after a POR.

The OSCC register is cleared to 0002h after a POR and is not affected by other forms of reset.

Table 4. Peripheral Register Bit Functions and Reset Values (continued)

Applications Information

Development and Technical Support

A variety of highly versatile, affordably priced development tools for this μC are available from Maxim and third-party suppliers, including:

- Compilers
- Evaluation kit
- Integrated development environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A partial list of development tool vendors can be found at www.maxim-ic.com/MAXQ tools.


Technical support is available at https://support.maxim-ic.com/micro.

Additional Documentation

Designers must have the following documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about device features and operation. The following documents can be downloaded from www.maxim-ic.com/microcontrollers.

- This MAXQ7667 data sheet, which contains electrical/timing specifications and pin descriptions.
- The MAXQ7667 revision-specific errata sheet (www.maxim-ic.com/errata).
- The MAXQ7667 Family User's Guide, which contains detailed information on core features and operation, including programming.

Pin Configuration



Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
48 LQFP	C48+2	<u>21-0054</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/09	Initial release	_
1	7/09	Updated Ordering Information to indicate automotive qualified part	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com