

January 2013

FXLA2204 Dual-Mode, Dual-SIM-Card Level Translator

Features

- Easy-to-Use "Single Pin" SIM Card Swap Control
- Channel Swap Time: 130 ns (Typical)
- Simultaneous Dual-Mode, Dual-SIM Communication
- Host Ports: 1.65 V to 3.6 V Voltage Translation
- Card Ports: 1.65 V to 3.6 V Voltage Translation
- Leverages the Presence of Existing PMIC LDOs
- ISO7816 Compliant
- Power Switch R_{ON}: 0.5 Ω (Typical)
- Supports Class B 3 V SIM / UIM Cards
- Supports Class C: 1.8 V SIM / UIM Cards
- Non-Preferential Host V_{CC} Power-Up Sequencing
- Activation / Deactivation Timing Compliant per ISO7816-03
- Requires External Pull-Up Resistors for Bi-Directional I/O Pins
- Outputs Switch to 3-State if Host V_{CC} at GND
- Power-Off Protection
- Packaged in 24-Terminal UMLP (2.5 mm x 3.4 mm)

Applications

- Dual-Mode Dual-SIM Applications
- GSM, CDMA, WCDMA, TDSCDMA CDMA2000, 3G Cellular Phones
- Mobile TV: OMA BCAST

Description

The FXLA2204 allows two hosts to simultaneously communicate with two Subscriber Identity Modules (SIMs) or two User Identity Modules (UIMs). Dual Mode refers to the mobile phones that are compatible with more than one form of data transmission or network (such as GSM, CDMA, WCDMA, TDSCDMA, or CDMA2000), resulting in a dual-baseband processor configuration. In a Dual-Mode application, the FXLA2204 host ports interface directly with the baseband processors (see Figure 10).

The bi-directional I/O open-drain channel features autodirection, which requires external pull-up resistors. RST and CLK provide uni-directional translation from host to card only.

Either host can swap SIM slots with the assertion of a single control pin: CH_Swap. The typical channel swap time is 130ns.

The FXLA2204 does not contain internal Low Dropout Regulator (LDOs). Instead, the FXLA2204 architecture incorporates two low- $R_{\rm ON}$ internal power switches for routing existing Power Management Integrated Circuit (PMIC) LDOs to individual SIM slots. This reduces overall system power, leverages existing LDO system resources, and aligns with the philosophy that centralizing LDOs in the PMIC facilitates power management. Since the FXLA2204 does not block the LDO function to the SIM card, existing activation / deactivation timing transparency is maintained between Hosts, PMICs, and SIM cards.

The device allows voltage translation from as high as $3.6\ V$ to as low as $1.65\ V$. Each port tracks its own port power supply.

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FXLA2204UMX	-40 to 85°C	24-Terminal, 2.5 mm x 3.4 mm Ultrathin Molded Leadless Package (UMLP), 0.4 mm Pitch	Tape and Reel

Block Diagrams




Figure 1. Block Diagram, CH_Swap=1

Figure 2. Block Diagram, CH_Swap=0

- 1. V_{CC} must always be greater than or equal to (\geq) V_{CC1} and V_{CC2} .
- 2. Hybrid driver explained in detail in Figure 13 I/O Pin Functional Diagram.
- 3. See Table 2 for CH_Swap truth table.

Pin Configuration




Figure 3. Top Through View




Figure 4. Bottom View

Pin Definitions

Pin#	Name	Signal	Description
1	NC	NC	No Connection
2	VCC1	ı	Power Supply 1 Input: Coming from PMIC 1 LDO
3	VCC_Card1	0	Power Output for Card Slot 1
4	GND	GND	Ground
5	VCC_Card2	0	Power Output for Card Slot 2
6	VCC2	I	Power Supply 2 Input: Coming from PMIC 2 LDO
7	RST_2	0	Reset Output to Card Slot 2
8	I/O_2	I/O	Data I/O for Card Slot 2; Open Drain (External Pull-Up Resistors Required)
9	CLK_2	0	Clock Output to Card Slot 2
10	CLK_H_2	I	Clock Input of Host Interface 2
11	RST_H_2	I	Reset Input of Host Interface 2
12	I/O_H_2	I	Data I/O of Host Interface 2; Open Drain (External Pull-Up Resistors Required)
13	VCC_H_2	Supply	Power Supply of Host Interface 2
14	GND	GND	Ground
15	V _{CC}	Supply	Power Supply of Control Pins: EN and CH_Swap
16	EN	I	GPIO Enable. LOW disables both SIM card slots. HIGH enables both SIM card slots. Connect to V_{CC} if not used. Default level after power up is LOW.
17	Ch_Swap	I	Channel Swap. "1" = host 1 to card slot 1, host 2 to card slot 2. "0" = host 1 to card slot 2, host 2 to card slot 1. Connected to $V_{\rm CC}$ if not used. Default level after power up is LOW.
18	VCC_H_1	Supply	Power Supply of Host Interface 1
19	I/O_H_1	I/O	Data I/O of Host Interface 1; Open Drain (External Pull-Up Resistors Required)
20	RST_H_1	I	Reset Input of Host Interface 1
21	CLK_H_1	ı	Clock Input of Host Interface 1
22	CLK_1	0	Clock Output to Card Slot 1
23	I/O_1	I/O	Data I/O for Card Slot 1; Open Drain (External Pull-Up Resistors Required)
24	RST_1	0	Reset Output to Card Slot 1

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Conditions	Min.	Max.	Unit
V	Cumply Valta		V _{CC}	-0.5	5.0	V
V _{CC}	Supply Voltag	je	VCC_H_n, VCCn	-0.5	4.6	V
V	DC Input Valt	000	Host Ports and Card Ports	-0.5	4.6	V
V _{IN}	DC Input Volt	age	Control Input (EN and CH_Swap)	-0.5	5.0	V
			Output 3-State	-0.5	4.6	
Vo	Output Voltag	e ⁽⁴⁾	Output Active (Host Port)	-0.5	V _{CC} + 0.5	V
			Output Active (Card Port)	-0.5	V _{CC} + 0.5	
I _{IK}	DC Input Diode Current V _I < 0 V			-50	mA	
1	DC Output Di	odo Current	V _O < 0 V		-50	mA
I _{OK}	DC Output Di	ode Current	V _O > V _{CC}		+50	IIIA
I _{OH} /I _{OL}	DC Output So	ource / Sink Current ⁽⁴⁾		-50	+50	mA
Icc	DC V _{CC} or Gr	ound Current (per Supply	Pin)		±100	mA
T _{STG}	Storage Temp	perature Range		-65	+150	°C
P _{DISS}	Power Dissipa	ation at 5 MHz			0.57	W
		Human Body Model,	Card Side Pins 3-5, 7-9, 14, 22-24		10	
ECD	Electrostatic	Human Body Model, JESD22-A114 ⁽⁵⁾	All Other Pins		4	101
ESD	Discharge Capability	Charged Device Model,	Card Side Pins 3-5, 7-9, 14, 22-24		2	kV
	1	JESD22-C101	All Other Pins		2	

Notes:

- I_O absolute maximum ratings must be observed.
- Human Body Model (HBM): R=1500Ω, C=100pF.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Max.	Unit
\/	Power Supply ⁽⁶⁾	Vcc	1.65	4.35	V
V _{CC}	Power Supply	V _{CC_H_n} , V _{CCn}	1.65	3.60	V
W	Input Voltage ⁽⁷⁾	Host Port	0	3.6	V
V _{IN}	Imput voltage	Card Port	0	3.6	V
	Output Voltage ⁽⁷⁾	Host Port	0	3.6	V
\/		Card Port	0	3.6	V
V _{OUT}		Host Port I/O Pin	0	V _{CC_H_n} +0.3	V
		Card Port I/O Pin	0	V _{CCn} +0.3	V
T _A	Operating Temperature, Free Air		-40	+85	°C
dt/dV	Input Edge Rate	RST and CLK		10	ns/V
Θ_{JA}	Junction-to-Ambient Thermal Resistance			52.1	C/W

- 6. V_{CC} must always be equal to, or greater than, V_{CC1} and V_{CC2} .
- 7. All unused inputs and input/outputs must be held at their respective V_{CC} or GND.

DC Electrical Characteristics

 T_A =-40°C to +85°C; pins I/O_1, I/O_2, I/O_H_1, I/O_H_2 (open drain)⁽⁸⁾.

Symbol	Parameter	Conditions	V _{CC_H_n} (V)	V _{CCn} (V)	Min.	Max.	Unit
$V_{\text{IH_host}}$	High-Level Input	Data Inputs of Host Interface	1.65 – 3.60	1.65 - 3.60	0.7 x V _{CC_H_n}		V
V _{IH_card}	Voltage	Data Inputs of Card Interface	1.65 – 3.60	1.65 - 3.60	0.7 x V _{CCn}		V
V _{IL_host}	Low-Level Input	Data Inputs of Host Interface	1.65 – 3.60	1.65 - 3.60		0.4	V
V _{IL_card}	Voltage	Data Input of Card Interface	1.65 – 3.60	1.65 - 3.60		0.15 x V _{CCn}	V
V _{OH_host}	High-Level Output	Ι _{ΟΗ} =-20 μΑ	1.65 – 3.60	1.65 - 3.60	0.7 x V _{CC_H_n}		V
V _{OH_card}	Voltage ⁽⁸⁾	Ι _{ΟΗ} =-20 μΑ	1.65 – 3.60	1.65 - 3.60	0.7 x V _{CCn}		V
V _{OL_host}	Low-Level Output	I _{OL} =1 mA, V _{IL} =0 V	1.65 – 3.60	1.65 - 3.60		0.05	V
V _{OL_card}	Voltage	I _{OL} =1 mA, V _{IL} =0 V	1.65 – 3.60	1.65 - 3.60		0.05	V
V _{OL_host}	Low-Level Output	I _{OL} =1 mA, V _{IL} =0.100 V	1.65 – 3.60	1.65 - 3.60		0.15	V
V_{OL_card}	Voltage	I _{OL} =1 mA, V _{IL} =0.100 V	1.65 – 3.60	1.65 - 3.60		0.15	V
V _{OL_host}	Low-Level Output	I _{OL} =1 mA, V _{IL} =0.250 V	1.65 – 3.60	1.65 - 3.60		0.3	V
V_{OL_card}	Voltage	I _{OL} =1 mA, V _{IL} =0.250 V	1.65 – 3.60	1.65 - 3.60		0.3	V
I _{OFF}	Power-Off Leakage Current	V _O =0 V to 3.6 V Host and Card Sides	3.60	0		±1.0	μA
l _{oz}	3-State Output Leakage	V _O =0 V or 3.6 V, EN=GND, Host and Card Sides	3.60	3.60		±1.0	μA
l _{OZ}	3-State Output Leakage	V _O =0 V or 3.6 V, EN=1, Host and Card Sides	0	3.60		±1.0	μA

Notes:

DC Electrical Characteristics

T_A=-40°C to +85°C; pins EN, CH_Swap.

Symbol	Parameter	Conditions	V _{cc} (V)	Min.	Max.	Unit
V _{IL}	Low-Level Input Voltage		3.60		0.65	V
VIL	Low-Level Input Voltage	1.80		0.45	V	
	High Land land Waltern		3.60	1.2		>
V _{IH}	High-Level Input Voltage	1.80	0.9		V	
ΙL	Input Leakage Current	V _I =V _{CC} or GND, I/O Floating	1.65 – 3.60		±1	μΑ
	Ingragge in L. par Din	V _{IN} =1.8 V	3.60		12	μΑ
ССТ	Increase in I _{CC} per Pin	V _{IN} =0.9 V	1.80		10	μA

^{8.} Specifications based on external R_{PU} value of 10 k Ω on I/Os.

DC Electrical Characteristics

 T_A =-40°C to +85°C; pins RST_1, RST_2, RST_H_1, RST_H_2, CLK_1, CLK_2, CLK_H_1, CLK_H_2.

Symbol	Parameter	Conditions	$V_{CC_H_n}(V)$	V _{CCn} (V)	Min.	Тур.	Max.	Unit
V _{IL}	Low-Level Input Voltage		1.65 – 3.60	1.65 – 3.60			0.35 x V _{CC_H_n}	V
V_{IH}	High-Level Input Voltage		1.65 – 3.60	1.65 – 3.60	0.65 x V _{CC_H_n}			V
V_{OL}	Low-Level Output Voltage	I _{OL} =20 μA	1.65 – 3.60	1.65 – 3.60			0.12 x V _{CCn}	V
V_{OH}	High-Level Output Voltage	I _{OH} =-20 μA	1.65 – 3.60	1.65 – 3.60	0.80 x V _{CCn}			V
l _l	Input Leakage Current	V _I =V _{CC} or GND	1.65 – 3.60	3.60			±1	μΑ
I _{OFF}	Power-Off Leakage Current	V _O =0 V to 3.6 V	3.60	0			±1	μA
	3-State Output	V _O =0 V or 3.6 V, EN=GND	3.60	3.60			±1	
l _{OZ}	Leakage	V _O =0 V or 3.6 V, EN=1	0	3.60			±1	μA
I _{CC}	Quiescent Supply Current	V _I =V _{CC} or GND; I _O =0, EN=V _{CC} , I/O Floating	1.65 – 3.60	1.65 – 3.60			3	μA
I _{CCZ}	Power-Down Supply Current	V _I =V _{CC} or GND; I _O =0, EN=GND	1.65 – 3.60	1.65 – 3.60			3	μA
R _{ONPS}	Power Switch On Resistance, EN=1	I _{ON} =50 mA, VCCn to VCC_Cardn	1.65 – 3.60	1.65 – 3.60		0.5	0.8	Ω
R _{OFPS}	Power Switch OFF Resistance, EN=0	CH_Swap=0 and 1, V _{CC1/2} =3.3 V	1.65 – 3.60	1.80 – 3.60		50		ΜΩ

AC Characteristics

Card Port (RST, CLK)

Unless otherwise specified, output load: C_L=30 pF, R_L ≥ 1 MΩ; T_A=-40°C to +85°C; V_{CCn}=1.65 V to 3.60 V.

Symbol	Parameter		Max.	Unit
t _r	Output Rise Time Card Port ^(9,11)	1	5	ns
t _f	Output Fall Time Card Port ^(10,11)	1	5	ns

Notes:

- 9. See Figure 7.
- 10. See Figure 8.
- 11. t_r, t_f guaranteed by characterization; not production tested.

Host and Card Port (I/O Only)

Unless otherwise specified, output load: C_L =30 pF, $R_L \ge 1$ M Ω , and open-drain outputs; T_A =-40°C to +85°C; V_{CCn} =1.65 V to 3.60 V; and V_{CC} H $_n$ =1.65 V to 3.60 V.

Symbol	Conditions	Parameter	Тур.	Max.	Unit
t _r ^(12,14)		Output Rise Time Card Port (10% - 90%)	200	500	ns
$t_f^{(13,14)}$	Open Drain Inputs with	Output Fall Time Card Port (90% - 10%)	2.5	4.0	ns
$t_r^{(12,14)}$	500 μΑ I _{SINK} ⁽¹⁴⁾	Output Rise Time Host Port (10% - 90%)	200	500	ns
t _f ^(13,14)		Output Fall Time Host Port (90% - 10%)	2	3	ns

Notes:

- 12. See Figure 7.
- 13. See Figure 8.
- t_r, t_f guaranteed by characterization; not production tested. Specifications based on external R_{PU} value of 10 kΩ on I/Os.

$V_{CC_H_n}=1.65V$ to $3.60V^{(15)}$

Unless otherwise specified, T_A =-40°C to +85°C and V_{CCn} =1.65 V to 3.60 V.

Symbol	CH_Swap	Direction	Path	Тур.	Max.	Unit
t _{swap}	HL, LH	Host → Card	RST, CLK, I/O and Power Switches	130	400	ns

Notes:

- 15. The power switch swap time assumes no decoupling capacitors on the VCC_Card pins.
- 16. t_{swap} is the time required for the CH_Swap pin to swap host to SIM slot connections.
- 17. The I/O pin swap time assumes a push / pull driver; otherwise, the rise time (RC time constant) of an open-drain driver masks the actual I/O pin switch time.

Maximum Frequency(18)

Unless otherwise specified, CLK (Host to Card), T_A=-40°C to +85°C, and card port V_{CCn}=1.65 V to 3.60 V.

Host Port: V _{CC_H_n}	CH_Swap	Minimum	Unit
4.0.1/4-2.0.1/	1	30	MHz
1.6 V to 3.6 V	0	30	IVI⊓Z

Note:

18. Maximum frequency is guaranteed but not tested.

Power Dissipation Capacitance

 $T_A=+25$ °C.

Symbol	Parameter	Conditions	Typical	Unit
$C_{\sf pd}$		$V_{CC_H_n} = V_{CC_n} = V_{CC} = 3.3 \text{ V}, V_1 = 0 \text{ V or } V_{CC},$ CH_Swap=1, CLK1 and CLK2 Switching at 5 MHz	23	pF

Test Diagrams





Figure 5. Test Circuit

Table 1. AC Test Conditions

V _{cco}	C1	R1
1.8 V ±0.15 V	30 pF	1 ΜΩ
2.5 V ±0.2 V	30 pF	1 ΜΩ
3.3V ±0.3 V	30 pF	1 ΜΩ






Figure 6. Input Edge Rates for RST and CLK

Figure 7. Active Output Rise Time

- 19. Input $t_R = t_F = 2.0$ ns, 10% to 90% at $V_I = 2.5$ V.
- 20. Input $t_R = t_F = 2.5$ ns, 10% to 90% at $V_1 = 2.5$ V.




Figure 8. Active Output Fall Time

Figure 9. Maximum Data Rate

Application Information

Figure 10 illustrates the FXLA2204 used in a Dual-Mode / dual-SIM application. The FXLA2204 does not contain internal LDOs; instead, the architecture incorporates two

low-R_{ON} internal power switches for routing existing PMIC LDOs to individual SIM slot VCC pins.




Figure 10. Typical Dual-Mode Application

CH Swap Truth Table

CH_Swap controls simultaneous communication between Host 1 or Host 2, and either SIM card according to Table 2. Either host can swap SIM slots

(130 ns typical) with the assertion of the CH_Swap pin. This solution is faster and less complicated than SPI or I^2C communication protocols.




Figure 11. CH Swap

Table 2. Dual-Mode, Dual-SIM Truth Table

Enable	CH_SWAP	Configuration
1	1	Host 1 → SIM Slot 1
1	1	Host 2 → SIM Slot 2
1	0	Host 1 → SIM Slot 2
1	0	Host 2 → SIM Slot 1

Voltage Translation Description

The FXLA2204 provides full voltage translation, or level shifting, from 1.65 V - 3.6 V between Host 1 or Host 2 and either SIM card (according to Table 3). The host sides reference V_{CC_H_1} and V_{CC_H_2}, respectively, while each SIM slot references the external PMIC LDO voltage level determined by the CH Swap pin. This

architecture offers a flexible solution for problematic V_{CC} domain disagreements. For example, if Host 1 operates at 1.65 V and Host 2 operates at 2.5 V, while slot 1 is populated with a 3.0 V SIM card and slot 2 is populated with a 1.8V SIM card, the FXLA2204 provides seamless voltage translation across all four V_{CC} domains.




Figure 12. Voltage Translation

Table 3. Translation Truth Table (21)

Enable	CH_Swap	SIM Slot 1 Voltage Levels	SIM Slot 2 Voltage Levels
1	1	PMIC LDO1 / V _{CC1}	PMIC LDO2 / V _{CC2}
1	0	PMIC LDO2 / V _{CC2}	PMIC LDO1 / V _{CC1}

Note:

21. V_{CC} must always be greater than or equal to (\geq) V_{CC1} and V_{CC2} .

I/O Pin Function

The ISO7816-3 specification, which governs the SIM card physical layer requirements, identifies the I/O pin as a bi-directional open-drain pin. To provide auto-direction for the I/O pin, the FXLA2204 architecture (see Figure 13) implements two series NpassGates and two dynamic drivers. This hybrid architecture is highly beneficial in a SIM card interface.




Figure 13. I/O Pin Functional Diagram

Note:

22. R_{PU} would be external.

The hybrid bi-directional I/O channel contains two series NpassGates and two dynamic drivers. This architecture allows auto-direction functionality without a direction pin from either the host or the SIM card and accomplishes an automatic change in direction without the presence of an edge.

Due to open-drain technology, hosts and SIM cards do not use push-pull drivers on the I/O pin. Logic LOWs are pulled down (Isink), while logic HIGHs are "let go" (3state). During a logic LOW on the I/O pin, both series NpassGates are turned on and act like a very low resistive short between the host and the SIM card. When the host or card lets go of a previously held LOW on the I/O pin, the rise time is largely determined by the RC time constant, where R is the external pull-up resistor and C is the I/O signal trace capacitance. The value of RPU is to be chosen to not exceed 1 mA maximum IoL per IOS7816-3 compliance testing. The FXLA2204 acts as a very low resistive short between the host and SIM card (during a LOW) until either of the port's V_{CC/2} thresholds are reached. After the RC time constant has reached the V_{CC/2} threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the CH2 waveform (blue) of Figure 14. Effectively, two distinct slew rates appear in the rise time. The first slew rate (slower) is the RC time constant of the I/O signal trace. The second slew rate (faster) is the dynamic driver accelerating edge.

If both the host and card ports of the I/O pin are HIGH, a high-impedance path exists between the host and card ports because both of the series NpassGates are turned

off. If a host or SIM card pulls the I/O pin LOW, that device's driver pulls down (I_{sink}) the I/O pin until the HIGH-to-LOW (HL) edge reaches the host or card port's $V_{\text{CC/2}}$ threshold. When either the host or card port threshold is reached, the port's edge detectors trigger both dynamic drivers to drive their ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.




Figure 14. Scope Shot of I/O and Clock Signals CH1: CLK Pin (Yellow), CH2: I/O Pin (Blue) Driven by the FXLA2204

Activation / Deactivation

To ensure the SIM card electrical circuits do not activate before the contacts of the SIM card are mechanically connected, ISO7816-3 2006 mandates the activation sequence of events described in Figure 15. The FXLA2204 provides full transparency to the activation timing between host and SIM card.




Figure 15. Activation Timing (ISO 7816-3 2006)

To ensure the SIM card electrical circuits properly deactivate before the contacts of the SIM card are mechanically connected, ISO7816-3 2006 mandates the sequence of events described in Figure 16. The FXLA2204 provides full transparency to the deactivation timing between host and SIM card.




Figure 16. Deactivation (ISO 7816-3 2006)

Power-Up / Power-Down Sequence

Table 4. Power Supply Pins

Pin	Name	Function
1	VCC	EN and CH_Swap Supply
2	VCC_H_1	Host 1 Supply
3	VCC_H_2	Host 2 Supply
4	VCC1	Power Switch 1 Input
5	VCC2	Power Switch 2 Input

The V_{CC} host power sequencing is non preferential; however, V_{CC} must be higher or equal to V_{CC1} and V_{CC2} . The EN pin must be LOW while V_{CC1} and V_{CC2} ramp up to valid supply voltages or ramp down to 0 V.

A pull-up resistor tying enable (EN) to ground (GND) should be used to ensure that BUS contention, excessive currents, or oscillations do not occur during power up or power down. The size of the pull-up resistor is based upon the current sinking capability of the device driving the EN pin.




Figure 17. Power-Up Sequencing

Notes

- 23. A=V_{CC} becomes a valid voltage, EN=LOW.
- B=V_{CC1}, V_{CC2}, and V_{CC_H_n} become valid voltages, EN=LOW.
- C=FXLA2204 enabled (EN goes HIGH), ready for activation (ISO7816-3).

Recommended power-up sequence (see Figure 17):

- Apply power to V_{CC}.
- 2. Assert EN LOW (FXLA2204 disabled).
- 3. Apply power to V_{CC1} , V_{CC2} , $V_{CC_H_1}$, and $V_{CC_H_2}$.
- Assert EN HIGH (FXLA2204 enabled).
- 5. Begin activation timing (see Figure 15).

Recommended power-down sequence (see Figure 18):

- 1. Complete deactivation timing (see Figure 16).
- 2. Assert EN LOW (FXLA2204 disabled).
- 3. Ramp down power to $V_{CC1},\,V_{CC2},\,V_{CC_H_1},$ and $V_{CC_H_2}.$
- 4. Once V_{CC1} and V_{CC2} are OFF, ramp down V_{CC} .




Figure 18. Power-Down Sequencing

- 26. A=Disable FXLA2204, bring EN LOW.
- 27. B=Ramp down V_{CC1} , V_{CC2} , and $V_{CC\ H\ n}$.
- 28. C=Ramp down V_{CC} once V_{CC1} and \overline{V}_{CC2} are off.

Operation Description

Table 5. Power Supply Pins

Pin	Name	Function
6	VCC	EN and CH_Swap Supply
7	VCC_H_1	Host 1 Supply
8	VCC_H_2	Host 2 Supply
9	VCC1	Power Switch 1 Input
10	VCC2	Power Switch 2 Input

The control pins EN and CH_Swap reference V_{CC} . V_{CC} can range from 1.65 V to 3.6 V and is independent from the other four power pins; however, V_{CC} must always be higher or equal to V_{CC1} and V_{CC2} .

 $V_{\text{CC_HOST_1}}$ and $V_{\text{CC_HOST_2}}$ can independently range from 1.65 V to 3.6 V and are the power supply pins for their respective host-side interfaces; including RST, I/O, and CLK.

 $V_{\rm CC1}$ and $V_{\rm CC2}$ can independently range from 1.65 V to 3.6 V and are the inputs to the internal power switches. $V_{\rm CC1}$ and $V_{\rm CC2}$ should be connected to external PMIC LDOs. Depending on the logic state of the CH_Swap and EN control pins, the external LDOs are routed through the two power switches to either VCC_Card1 or VCC_Card2 (see Table 6). Meanwhile, CH_Swap also routes the host (1 or 2) signal pins; RST, I/O, and CLK to the SIM slot side (1 or 2). See section "SIM Slot Signals: Active vs. 3-State" for details. The voltage reference of each SIM slot is determined by the LDO voltage assigned to that SIM slot.

RST and CLK are uni-directional pins always going in the SIM slot direction. I/O is a bi-directional, open-drain pin. External pull-up resistors are required.

The ISO7816 standard identifies an algorithm that allows a host device to auto-detect the operating voltage of a SIM card. The algorithm is called "class selection" and FXLA2204 is 100% transparent to class selection.

If VCC1 and VCC_H_1 share the same voltage potential; these two pins can be tied together. Likewise, if VCC2 and VCC_H_2 share the same voltage potential, these two pins can be tied together. Under these conditions, and once CH_Swap has been

established, the host can power up or down the SIM card along with the FXLA2204 host side solely by the LDO voltage. This feature is a convenient method for conserving power. $V_{\rm CC}$ must always remain equal to or greater than $V_{\rm CC1}$ and $V_{\rm CC2}.$

The FXLA2204 I/O pins must be driven by open-drain drivers on the host sides and the card sides.

SIM Slot Power Switch Truth Table

If EN=1 and **CH_Swap=1**; then the V_{CC} of SIM Slot 1 (VCC_Card_1) tracks the VCC1 voltage (external LDO), while the V_{CC} of SIM Slot 2 (VCC_Card_2) tracks the VCC2 voltage (external LDO).

If EN=1 and $CH_Swap=0$; then the V_{CC} of SIM Slot 1 (VCC_Card_1) tracks the VCC2 voltage (external LDO), while the VCC of SIM Slot 2 (VCC_Card_2) tracks the VCC1 voltage (external LDO). See Table 7.

Note

29. V_{CC} must be $\geq V_{CC1}$ and V_{CC2} .

SIM Slot Signal Truth Table

If EN=1 and **CH_Swap=1**, the host 1 input signal pins (CLK_H_1, RST_H_1, and I/O_H_1) are translated to the SIM slot 1 output signal pins (CLK_1, RST_1, and I/O_1). The VCC1 voltage (external LDO) sets the voltage levels of CLK_1, RST_1, and I/O_1. Host 2 input signal pins (CLK_H_2, RST_H_2, and I/O_H_2) are translated to the SIM slot 2 output signal pins (CLK_2, RST_2, and I/O_2). The VCC2 (external LDO) voltage sets the voltage levels of CLK_2, RST_2, and I/O_2.

If EN=1 and **CH_Swap=0**, the Host 1 input signal pins (CLK_H_1, RST_H_1 and I/O_H_1) is translated to the SIM slot 2 output signal pins (CLK_2, RST_2, and I/O_2). The VCC1 voltage (external LDO) sets the voltage levels of CLK_2, RST_2, and I/O_2. Host 2 input signal pins (CLK_H_2, RST_H_2, and I/O_H_2) are translated to the SIM Slot 1 output signal pins (CLK_1, RST_1, and I/O_1). The VCC2 (external LDO) voltage sets the voltage levels of CLK_1, RST_1, and I/O_1.

Table 6. Power Switch Truth Table

VCC1	VCC2	EN	CH_Swap	VCC_Card 1	VCC_Card 2
0 V – 3.6 V	0 V – 3.6 V	1	1	VCC1	VCC2
0 V – 3.6 V	0 V – 3.6 V	1	0	VCC2	VCC1

Table 7. Signal Truth Table

EN	CH_Swap	SIM SLOT 1	SIM Slot 2
1	1	CLK_H_1, RST_H_1, and I/O_H_1	CLK_H_2, RST_H_2, and I/O_H_2
1	0	CLK_H_2, RST_H_2, and I/O_H_2	CLK_H_1, RST_H_1, and I/O_H_1

SIM Slot Signals: Active vs. 3-State

The individual SIM slot signals (CLK, RST, and I/O) are active only if the appropriate VCCn **and** VCC_H_n supplies are active (1.65 V - 3.6 V).

For example, if EN=1 and CH_Swap is 1, SIM slot 1 signals (CLK_1, RST_1, and I/O_1) are active only if VCC1 and VCC_H_1 are both active (1.65 V - 3.6 V). VCC1 sets the voltage levels of CLK_1, RST_1, and I/O_1. If either VCC1 or VCC_H_1 is below 1.65 V, SIM slot 1 signals (CLK_1, RST_1, and I/O_1) are high impedance. Likewise, SIM slot 2 signals (CLK_2, RST_2, and I/O_2) are active only if both VCC2 and VCC_H_2 are active (1.65 V - 3.6 V). VCC2 sets the voltage levels of CLK_2, RST_2, and I/O_2.

If EN=1 and CH_Swap is 0, SIM slot 1 (CLK_1, RST_1, and I/O_1) signals are active only if VCC2 and VCC_H_2 are active (1.65 V - 3.6 V). VCC2 sets the voltage levels of CLK_1, RST_1, and I/O_1. Likewise, SIM slot 2 signals (CLK_2, RST_2, and I/O_2) are active only if both VCC1 and VCC_H_1 are active (1.65 V - 3.6 V). VCC1 sets the voltage levels of CLK 2, RST_2, and I/O_2.

For a complete listing of all power switch and signal combinations, see 0.


Table 8. Complete Power Switch and Signal Truth Table


				Inputs					(Dutputs	
Condition	vcc	EN	CH_SWAP	VCC_H_1	VCC_H_2	VCC1	VCC2	CLK_1, RST_1, I/O_1	CLK_2, RST_2, I/O_2	VCC_Card1	VCC_Card2
1	OFF	Х	X	Х	Χ	OFF	OFF	Z	Z	OFF	OFF
2	ON	L	X	Х	Х	Х	Х	Z	Z	Z	Z
3	ON	Н	1	OFF	OFF	OFF	OFF	Z	Z	OFF	OFF
4	ON	Н	1	OFF	OFF	ON	OFF	Z	Z	ON	OFF
5	ON	Н	1	OFF	OFF	OFF	ON	Z	Z	OFF	ON
6	ON	Н	1	OFF	OFF	ON	ON	Z	Z	ON	ON
7	ON	Н	1	OFF	ON	OFF	OFF	Z	Z	OFF	OFF
8	ON	Н	1	OFF	ON	ON	OFF	Z	Z	ON	OFF
9	ON	Н	1	OFF	ON	OFF	ON	Z	Α	OFF	ON
10	ON	Н	1	OFF	ON	ON	ON	Z	Α	ON	ON
11	ON	Н	1	ON	OFF	OFF	OFF	Z	Z	OFF	OFF
12	ON	Н	1	ON	OFF	ON	OFF	Α	Z	ON	OFF
13	ON	Н	1	ON	OFF	OFF	ON	Z	Z	OFF	ON
14	ON	Н	1	ON	OFF	ON	ON	Α	Z	ON	ON
15	ON	Н	1	ON	ON	OFF	OFF	Z	Z	OFF	OFF
16	ON	Н	1	ON	ON	ON	OFF	Α	Z	ON	OFF
17	ON	Н	1	ON	ON	OFF	ON	Z	Α	OFF	ON
18	ON	Н	1	ON	ON	ON	ON	Α	Α	ON	ON
19	ON	Н	0	OFF	OFF	OFF	OFF	Z	Z	OFF	OFF
20	ON	Н	0	OFF	OFF	ON	OFF	Z	Z	OFF	ON
21	ON	Н	0	OFF	OFF	OFF	ON	Z	Z	ON	OFF
22	ON	Н	0	OFF	OFF	ON	ON	Z	Z	ON	ON
23	ON	Н	0	OFF	ON	OFF	OFF	Z	Z	OFF	OFF
24	ON	Н	0	OFF	ON	ON	OFF	Z	Z	OFF	ON
25	ON	Н	0	OFF	ON	OFF	ON	Α	Z	ON	OFF
26	ON	Н	0	OFF	ON	ON	ON	Α	Z	ON	ON
27	ON	Н	0	ON	OFF	OFF	OFF	Z	Z	OFF	OFF
28	ON	Н	0	ON	OFF	ON	OFF	Z	Α	OFF	ON
29	ON	Н	0	ON	OFF	OFF	ON	Z	Z	ON	OFF
30	ON	Н	0	ON	OFF	ON	ON	Z	Α	ON	ON
31	ON	Н	0	ON	ON	OFF	OFF	Z	Z	OFF	OFF
32	ON	Н	0	ON	ON	ON	OFF	Z	Α	OFF	ON
33	ON	Н	0	ON	ON	OFF	ON	Α	Z	ON	OFF
34	ON	Н	0	ON	ON	ON	ON	Α	Α	ON	ON


- 30. ON = 1.65 V 3.6 V.
- 31. OFF = Powered down or 0 V.
- 32. X = Don't Care.

- 33. Z = High impedance.
- 34. $V_{CC} \ge V_{CC1}$ and V_{CC2} .
- 35. A = Active.

Physical Dimensions








RECOMMENDED LAND PATTERN

NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY.
- E. DRAWING FILENAME: MKT-UMLP24Arev2.






Figure 19. 24-Terminal 2.5mm x 3.4mm Ultrathin Molded Leadless Package (UMLP)

Product-Specific Dimensions

Description	Nominal Values (mm)
Overall Height	0.50
PKG Standoff	0.012
Lead Thickness	0.15
Lead Width	0.20

Description	Nominal Values (mm)
Lead Length	0.40
Lead Pitch	0.40
Body Length (X)	2.50
Body Width (Y)	3.40

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

For current tape and reel specifications, visit Fairchild Semiconductor's online packaging area: http://www.fairchildsemi.com/packaging/MicroMLP24_TNR.pdf.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Sync-Lock™ 2Cool™ AccuPower™ F-PFS™ SYSTEM SERVERALS AX-CAP® FRFET® PowerTrench® BitSiC™ Global Power Resource^{5h} PowerXS™ TinyBoost™ GreenBridge™ Build it Now™ Programmable Active Droop™ TinyBuck™ CorePLUS™ Green FPS™ TinyCalc™ Green FPS™ e-Series™ CorePOWER™ TinyLogic[®] QSTM **CROSSVOLT** Gmax™ TINYOPTO™ Quiet Series™ GTO™ TinyPower™ **CTL™** RapidConfigure™ Current Transfer Logic™ IntelliMAX™ TinyPWM™ DEUXPEED® ISOPLANAR™ TinyWire™ Saving our world, 1mW/W/kW at a time™ Dual Cool™ Making Small Speakers Sound Louder TranSiCTM SignalWise[™] EcoSPARK® and Better™ TriFault Detect™ SmartMax™ EfficientMax™ MegaBuck™ TRUECURRENT®* SMART START™ MICROCOUPLER™ ESBC™ uSerDes™ Solutions for Your Success™ MicroFET^{III} SPM MicroPak™ Fairchild® STEALTH* MicroPak2™ UHC Fairchild Semiconductor® SuperFET[®] MillerDrive™ Ultra FRFET™ FACT Quiet Series™ SuperSOT™-3 MotionMax™ UniFET™ FACT® FAST® SuperSOT™-6 mWSaver™ VCX™ SuperSOT™-8 OptoHiT™ SupreMOS® VisualMax™ FastvCore™ OPTOLOGIC®

OPTOPLANAR®

DISCLAIMER

FETBench™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

SyncFETTM

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

VoltagePlus™

XSTM

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 164

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com