SCDS232E - JUNE 2006-REVISED DECEMBER 2009

0.75-Ω DUAL SPDT ANALOG SWITCH WITH INPUT LOGIC TRANSLATION

Check for Samples: TS5A26542

FEATURES

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.75 Ω Max)
- Control Inputs Reference to V_{IO}
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.25-V to 5.5-V Power Supply (V₊)
- 1.65-V to 1.95-V Logic Supply (V_{IO})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
 - 300-V Machine Model (A115-A)
- COM Inputs
 - 8000-V Human-Body Model (A114-B, Class II)
 - ±15-kV Contact Discharge (IEC 61000-4-2)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation

YZT PACKAGE⁽¹⁾ (BOTTOM VIEW)

	Α	В		
1	3	4	9	10
3	② ①	6	7	12

(1)The GND balls are internally connected.

	Α	В	С	D		
1	IN1	NO1	COM1	NC1		
2	VIO	GND	GND	V+		
3	IN2	NO2	COM2	NC2		

DESCRIPTION

The TS5A26542 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.25 V to 5.5 V. The device offers a low ON-state resistance with an excellent channel-to-channel ON-state resistance matching, and the break-before-make feature to prevent signal distortion during the transferring of a signal from one path to the another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

The TS5A26542 has a separate logic supply pin (V_{IO}) that operates from 1.65 V to 1.95 V. V_{IO} powers the control circuitry, which allows the TS5A26542 to be controlled by 1.8-V signals.

Table 1. ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)
–40°C to 85°	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height	Reel of 3000	TS5A26542YZTR	JN_

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

⁽²⁾ YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



SUMMARY OF CHARACTERISTICS(1)


Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	0.75 Ω max
ON-state resistance match (Δr _{on})	0.1 Ω max
ON-state resistance flatness (r _{on(flat)})	0.1 Ω max
Turn-on/turn-off time (t _{ON} /t _{OFF})	25 ns/20 ns
Charge injection (Q _C)	15 pC
Bandwidth (BW)	43 MHz
OFF isolation (O _{ISO})	-63 dB at 1 MHz
Crosstalk (X _{TALK})	-63 dB at 1 MHz
Total harmonic distortion (THD)	0.004%
Leakage current (I _{NO(OFF)} /I _{NC(OFF)})	20 nA
Package option	12-pin WCSP

(1) $V_+ = 5 V$, $T_A = 25$ °C

FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

LOGIC DIAGRAM



A. IN1 and IN2 are control inputs referenced to V_{IO} .

ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{+} V_{IO}	Supply voltage range (3)		-0.5	6.5	V
$V_{NC} \ V_{NO} \ V_{COM}$	Analog voltage range ⁽³⁾ (4) (5)	-0.5	V ₊ + 0.5	V	
I _{I/OK}	Analog port diode current	V_{NO} , V_{NC} , $V_{COM} < 0$ or V_{NO} , V_{NC} , $V_{COM} > V_{+}$	-50	50	mA
I _{NC}	ON-state switch current			450	
I _{NO} I _{COM}	ON-state peak switch current ⁽⁶⁾	$V_{NO, V_{NC}}$, $V_{COM} = 0$ to V_{+}	-700	700	mA
V_{I}	Digital input voltage range (3) (4)		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _I < 0	-50		mA
I ₊ I _{GND}	Continuous current through V ₊ or GND		-100	100	mA
θ_{JA}	Package thermal impedance (7)			102	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2006–2009, Texas Instruments Incorporated

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁵⁾ This value is limited to 5.5 V maximum.

⁽⁶⁾ Pulse at 1-ms duration <10% duty cycle

⁽⁷⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $V_{1O} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST COND	ITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch		1			1				
Analog signal range	$V_{COM}, \ V_{NO}$					0		V ₊	V
ON-state resistance	_	V_{NO} or $V_{NC} = 2.5 \text{ V}$,	Switch ON,	25°C	4.5 V		0.5	0.75	Ω
OIN-State resistance	r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			0.8	12
ON-state resistance		V_{NO} or $V_{NC} = 2.5 \text{ V}$,	Switch ON,	25°C			0.05	0.1	
match between channels	Δr _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			0.1	Ω
ON-state resistance		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.1		
flatness	r _{on(flat)}	V_{NO} or $V_{NC} = 1 \text{ V}, 1.5 \text{ V},$	Switch ON,	25°C	4.5 V		0.1	0.25	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.25	
		V _{NO} = 1 V, 4.5 V,		25°C		-20	2	20	
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC (OFF)}	$\begin{array}{l} V_{COM} = 4.5 \; \text{V, 1 V,} \\ V_{NC} = \text{Open,} \\ \text{or} \\ V_{NC} = 1 \; \text{V, 4.5 V,} \\ V_{COM} = 4.5 \; \text{V, 1 V,} \\ V_{NO} = \text{Open,} \end{array}$	Switch OFF, See Figure 15	Full	5.5 V	-100		100	nA
		V _{NO} = 1 V, 4.5 V,		25°C		-20	2	20	
NC, NO ON leakage current	I _{NO(ON)}	V_{NC} and V_{COM} = Open, or V_{NC} = 1V, 4.5 V, V_{NO} and V_{COM} = Open,	Switch ON, See Figure 16	Full	5.5 V	-200		200	nA
		$V_{COM} = 1 V$,		25°C		-20	2	20	
COM ON leakage current	I _{COM(ON)}	$\begin{aligned} &V_{NO} \text{ and } V_{NC} = \text{Open,} \\ &\text{or} \\ &V_{COM} = 4.5 \text{ V,} \\ &V_{NO} \text{ and } V_{NC} = \text{Open,} \end{aligned}$	See Figure 16	Full	5.5 V	-200		200	nA
Digital Control Input	s (IN1, IN2)	(2)							
Input logic high	V _{IH}	V _{IO} = 1.65 V to 1.95 V		Full		0.65 × V _{IO}		V _{IO}	V
Input logic low	V _{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		0.35 × V _{IO}	V
Input leakage	1 1	10		25°C	E F V	-2		2	nA
current	I _{IH} , I _{IL}	$V_I = V_{IO} \text{ or } 0$		Full	5.5 V	-20		20	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾ (continued)

 V_{+} = 4.5 V to 5.5 V, V_{IO} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	CONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic	1	1		'	1				
Turn-on time	t _{ON}	$V_{COM} = V_+,$	C _L = 35 pF,	25°C	5 V	1	12.5	25	ns
	-014	$R_L = 50 \Omega$,	See Figure 18	Full	4.5 V			30	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_1 = 50 \Omega,$	C _L = 35 pF,	25°C	5 V	1	9.5	20	ns
		KL = 50 12,	See Figure 18	Full	4.5 V			25	
Break-before-make	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$	$C_L = 35 \text{ pF},$	25°C	5 V	1	5	10	ns
time	*BBIVI	$R_L = 50 \Omega$,	See Figure 19	Full	4.5 V	1		12	
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 1 \text{ nF},$ See Figure 23	25°C	5 V		15		pC
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 17	25°C	5 V		37		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	5 V		130		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 17	25°C	5 V		130		pF
Digital input capacitance	C _I	$V_I = V_{IO}$ or GND,	See Figure 17	25°C	5 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	5 V		43		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $f = 1 MHz$,	See Figure 21	25°C	5 V		-63		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 1 MHz$,	See Figure 22	25°C	5 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V		0.004		%
Supply	•	•		•	•				
Positive supply		., ., o., .		25°C			5.5	100	
current	I ₊	$V_I = V_{IO}$ or GND		Full	5.5 V			750	nA
				1		1			

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{+} = 3$ V to 3.6 V, $V_{IO} = 1.65$ V to 1.95 V, $T_{A} = -40$ °C to 85 °C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{\rm COM}, \ V_{\rm NO}$					0		V_{+}	٧
ON-state resistance	r	V_{NO} or $V_{NC} = 2 V$,	Switch ON,	25°C	3 V		0.75	0.9	Ω
ON-State resistance	r _{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	3 V			1.2	32
ON-state resistance		V_{NO} or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	0.17		0.1	0.15	Ω
match between channels	Δr_{on}	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	3 V			0.15	
ON-state resistance		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.2		
flatness	r _{on(flat)}	V_{NO} or $V_{NC} = 0.8 \text{ V}, 2 \text{ V},$	Switch ON,	25°C	3 V		0.1	0.3	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.3	
		$V_{NO} = 1 \text{ V}, 3 \text{ V},$		25°C		-20	2	20	
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC (OFF)}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Switch OFF, See Figure 15	Full	3.6 V	-50		50	nA
		$V_{NO} = 1 \text{ V}, 3 \text{ V},$		25°C		-10	2	10	
NC, NO ON leakage current	I _{NO(ON)}	V_{NC} and V_{COM} = Open, or V_{NC} = 1 V, 3 V, V_{NO} and V_{COM} = Open,	Switch ON, See Figure 16	Full	3.6 V	30		30	nA
		$V_{COM} = 1 V$,		25°C		-10	2	10	
COM ON leakage current	V_{NO} and V_{NC} = Open,	3.6 V	-30		30	nA			
Digital Control Inputs	s (IN1, IN2) ⁽²	2)							
Input logic high	V _{IH}	V _{IO} = 1.65 V to 1.95 V		Full		0.65 × V _{IO}		V _{IO}	V
Input logic low	V_{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		0.35 × V _{IO}	V
Input lookage ourrest	1 1	V V 0		25°C	3.6 V	-2		2	n 1
Input leakage current	I_{IH},I_{IL}	$V_I = V_{IO} \text{ or } 0$		Full	3.0 V	-20		20	nA

 ⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾ (continued)

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, V_{1O} = 1.65 \text{ V to } 1.95 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST C	ONDITIONS	T_A	V+	MIN	TYP	MAX	UNIT
Dynamic									
T		$V_{COM} = V_+,$	$C_1 = 35 \text{ pF},$	25°C	3.3 V	5	15	30	
Turn-on time	t _{ON}	$R_L = 50 \Omega$,	See Figure 18	Full	3 V	3		35	ns
Turn-off time		$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3.3 V	1	9	20	ns
rum-on ume	t _{OFF}	$R_L = 50 \Omega$,	See Figure 18	Full	3 V	1		25	115
Break-before-make	t	$V_{NC} = V_{NO} = V_{+}/2,$	$C_L = 35 \text{ pF},$	25°C	3.3 V	1	8	13	ns
time	t _{BBM}	$R_L = 50 \Omega$,	See Figure 19	Full	3 V	1		15	113
Charge injection	Q_{C}	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 23	25°C	3.3 V		6.5		pC
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 17	25°C	3.3 V		38		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	3.3 V		133		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	3.3 V		133		pF
Digital input capacitance	C _I	$V_I = V_{IO}$ or GND,	See Figure 17	25°C	3.3 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	3.3 V		42		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 21	25°C	3.3 V		-63		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 1 MHz$,	See Figure 22	25°C	3.3 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V		0.004		%
Supply									
Positive supply	l V = V = or CND	V V or CND		25°C	261/		10	50	~ ^
current	I ₊	$V_I = V_{IO}$ or GND		Full	3.6 V			300	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾

 V_+ = 2.25 V to 2.75 V, V_{IO} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								,	
Analog signal range	V _{COM} , V _{NO}					0		V ₊	V
ON-state resistance	r _{on}	V_{NO} or $V_{NC} = 1.8 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 14	25°C Full	2.25 V		1	1.3 1.6	Ω
ON-state resistance		V_{NO} or $V_{NC} = 1.8 \text{ V}$,		25°C			0.15	0.2	
match between channels	Δr_{on}	0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 14	Full	2.25 V		0.10	0.2	Ω
ON state registers		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.5		
ON-state resistance flatness	r _{on(flat)}	V_{NO} or $V_{NC} = 0.8 \text{ V}, 1 \text{ V},$	Switch ON,	25°C	2.25 V		0.25	0.5	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.6	
		$V_{NO} = 0.5 \text{ V}, 2.2 \text{ V},$		25°C		-20	2	20	
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC (OFF)}	$\begin{split} &V_{COM} = 2.2 \text{ V}, 0.5 \text{ V}, \\ &V_{NC} = \text{Open}, \\ &\text{or} \\ &V_{NC} = 0.5 \text{ V}, 2.2 \text{ V}, \\ &V_{COM} = 2.2 \text{ V}, 0.5 \text{ V}, \\ &V_{NO} = \text{Open}, \end{split}$	Switch OFF, See Figure 15	Full	2.75 V	-50		50	nA
		V _{NO} = 0.5 V, 2.2 V,		25°C		-10	2	10	
NC, NO ON leakage current	I _{NO(ON)}	V_{NC} and V_{COM} = Open, or V_{NC} = 0.5 V, 2.2 V, V_{NO} and V_{COM} = Open,	Switch ON, See Figure 16	Full	2.75 V	-20		20	nA
		$V_{COM} = 0.5 V,$		25°C		-10	2	10	
COM ON leakage current	I _{COM(ON)}	$\begin{aligned} &V_{NO} \text{ and } V_{NC} = \text{Open,} \\ &\text{or} \\ &V_{COM} = 2.2 \text{ V,} \\ &V_{NO} \text{ and } V_{NC} = \text{Open,} \end{aligned}$	Switch ON, See Figure 16	Full	2.75 V	-50	,	50	nA
Digital Control Inputs	(IN1, IN2) ⁽²)							
Input logic high	V _{IH}	$V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$		Full		$0.65 \times V_{IO}$		V_{IO}	V
Input logic low	V_{IL}	$V_{IO} = 1.65 \text{ V to } 1.95 \text{ V}$		Full		0		$0.35 \times V_{IO}$	V
Input leakage current	I _{IH} , I _{IL}	$V_I = V_{IO}$ or 0		25°C Full	2.75 V	-2 -20		20	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾ (continued)

 V_+ = 2.25 V to 2.75 V, V_{IO} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic									
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_1 = 50 \Omega,$	C _L = 35 pF, See Figure 18	25°C	2.5 V	5	20	35	ns
		NL = 50 12,	See Figure 16	Full	2.25 V	5		40	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	$C_L = 35 \text{ pF},$ See Figure 18	25°C Full	2.5 V 2.25 V	2	10	20 25	ns
							44		
Break-before-make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See Figure 19	25°C Full	2.5 V 2.25 V	1	11	20 25	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 23	25°C	2.5 V		5		рС
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = V ₊ or GND, Switch OFF,	See Figure 17	25°C	2.5 V		38		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	2.5 V		135		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 17	25°C	2.5 V		135		pF
Digital input capacitance	Cı	$V_I = V_{IO}$ or GND,	See Figure 17	25°C	2.5 V		6.5		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	2.5 V		40		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 21	25°C	2.5 V		-63		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 22	25°C	2.5 V		-63		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V		0.008		%
Supply									
Positive supply		V V as CND		25°C	0.75.\/		10	25	^
current	I ₊	$V_I = V_{IO}$ or GND		Full	2.75 V			100	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



TYPICAL PERFORMANCE




Figure 1. r_{on} vs V_{COM} ($V_{+} = 2.5 \text{ V}$)




Figure 3. r_{on} vs V_{COM} ($V_{+} = 5 V$)




Figure 5. I_+ vs Temperature ($V_+ = 5 \text{ V}$)




Figure 2. r_{on} vs V_{COM} ($V_{+} = 3.3 \text{ V}$)




Figure 4. Leakage Current vs Temperature $(V_+ = 5 V)$




Figure 6. Charge Injection (Q_C) vs V_{COM}



TYPICAL PERFORMANCE (continued)




Figure 7. t_{ON}/t_{OFF} vs Supply Voltage




Figure 9. Gain vs Frequency $(V_+ = 5 V)$




Figure 11. OFF Isolation vs Frequency $(V_{+} = 5 V)$




Figure 8. t_{ON}/t_{OFF} vs Temperature (V₊ = 5 V)




Figure 10. Crosstalk vs Frequency $(V_+ = 5 V)$





Figure 12. Total Harmonic Distortion vs Frequency $(V_+ = 2.5 \text{ V})$



TYPICAL PERFORMANCE (continued)





PARAMETER MEASUREMENT INFORMATION




Figure 14. ON-State Resistance (ron)




Figure 15. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{COM(PWROFF)}$, $I_{NC(PWR(FF))}$)




Figure 16. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})







Figure 17. Capacitance (C_I, $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NC(ON)}$)




NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_0 = 50 Ω , t_f < 5 ns.

B. C_L includes probe and jig capacitance.

Figure 18. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})





- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
 - B. C_L includes probe and jig capacitance.

Figure 19. Break-Before-Make Time (t_{BBM})




Figure 20. Bandwidth (BW)






Figure 21. OFF Isolation (O_{ISO})





Figure 22. Crosstalk (X_{TALK})






NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f < 5~ns$, $t_f < 5~ns$.

Figure 23. Charge Injection (Q_C)



NOTES: A. C_L includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD)



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Durandin at Other		Eco Plan	Lead/Ball Finish	/Ball Finish MSL Peak Temp Op Temp (°C		Top-Side Markings	Samples			
	(1)		Drawing		Qty	(2)		(3)		(4)	
TS5A26542YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(JN2 ~ JN7 ~ JNN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jul-2011


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A26542YZTR	DSBGA	YZT	12	3000	178.0	9.2	1.49	1.99	0.75	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jul-2011




*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS5A26542YZTR	DSBGA	YZT	12	3000	220.0	220.0	35.0	

YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
 - E. Reference Product Data Sheet for array population. 3 x 4 matrix pattern is shown for illustration only.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com