SCLS116G - DECEMBER 1982-REVISED AUGUST 2013




8-BIT PARALLEL-LOAD SHIFT REGISTERS

Check for Samples: SN54HC165, SN74HC165

FEATURES

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

SN54HC165...J or W PACKAGE
SN74HC165...D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)




DESCRIPTION

The 'HC165 devices are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that <u>are</u> enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'HC165 devices also feature a clock-inhibit (CLK INH) function and a complementary serial ($\overline{Q}H$) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

SN54HC165 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

	INPUTS		FUNCTION
SH/LD	CLK	CLK INH	FUNCTION
L	X	X	Parallel load
Н	Н	X	No change
Н	X	Н	No change
Н	L	↑	Shift ⁽¹⁾
Н	↑	L	Shift ⁽¹⁾


(1) Shift = content of each internal register shifts toward serial output Q_H . Data at SER is shifted into the first register.

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.







ABSOLUTE MAXIMUM RATINGS

SCLS116G - DECEMBER 1982-REVISED AUGUST 2013

over operating free-air temperature range (unless otherwise noted)(1)

			VALUE	UNITS
V _{CC}	Supply voltage range		-0.5 to 7	V
I _{IK}	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{CC}^{(2)}$	±20	mA
I _{OK}	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}^{(2)}$	±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}	±25	mA
	Continuous current through V _{CC} or G	ND	±50	mA
		D package	73	°C/W
		DB Package	82	°C/W
$\theta_{JA}^{(3)}$	Package thermal impedance	N package	67	°C/W
		NS package	64	°C/W
		PW package	108	°C/W
T _{stg}	Storage temperature range		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

over operating free-air temperature range (unless otherwise noted)

			SI	N54HC165		SI	N74HC165		UNIT
			MIN	MIN NOM MAX MIN		MIN	NOM	MAX	UNII
V _{CC}	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V _{IH}	High-level input voltage V _{CC} = 4.5 V		3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V			0.5			0.5	
V _{IL}	V _{IL} Low level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 6 V			1.8			1.8	
VI	Input voltage		0		V _{CC}	0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	0		V_{CC}	V
		V _{CC} = 2 V			1000			1000	
$\Delta t/\Delta v^{(2)}$ Input transition rise/fall time		V _{CC} = 4.5 V			500			500	ns
		V _{CC} = 6 V			400			400	
T _A	Operating free-air temperature	-55		125	-40		125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ If this device is used in the threshold region (from V_{IL} max = 0.5 V to V_{IH} min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

www.ti.com

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS V _{CC} T _A = 25°C					SN54HC165 -55°C TO 125°C		SN74HC165 -40°C TO 85°C		Recommended SN74HC165 -40°C TO 125°C		UNIT													
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX														
			2 V	1.9	1.998		1.9		1.9		1.9															
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		4.4															
V_{OH}	V_{OH} $V_{I} = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		5.9		V													
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		3.7															
	$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		5.2																
			2 V		0.002	0.1	0.1			0.1		0.1														
	$V_{I} = V_{IH}$ or V_{IL}	V _I = V _{IH} or V _{IL}	$V_{I} = V_{IH}$ or V_{IL}	$V_I = V_{IH}$ or V_{IL}	V _I = V _{IH} or V _{IL}	V _I = V _{IH} or V _{IL}	V _I = V _{IH} or V _{IL}	$V_I = V_{IH}$ or V_{IL}	V _I = V _{IH} or V _{IL}						$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1	0.1			0.1		0.1	ĺ
V_{OL}															$V_I = V_{IH}$ or V_{IL}	$V_I = V_{IH}$ or V_{IL}		6 V		0.001	0.1	0.1			0.1	
		I _{OL} = 4 mA	4.5 V		0.17	0.26	0.4			0.33		0.4	İ													
		I _{OL} = 5.2 mA	6 V		0.15	0.26	0.4			0.33		0.4	İ													
I _I	$V_I = V_{CC}$ or 0		6 V		±0.1	±100	±1000			±1000		±1000	nA													
I _{cc}	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8	160			80		160	μA													
C _i			2 V to 6		3	10	10			10		10	pF													

Product Folder Links: SN54HC165 SN74HC165



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted)

			V _{cc}	T _A = 2	5°C	SN54H0 -55°C TO		SN74H0 -40°C TO		Recomm SN74H0 -40°C TO	C165	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			2 V		6		4.2		5		4.2	
f_{clock}	Clock frequency		4.5 V		31		21		25		21	MHz
			6 V		36		25		29		25	
			2 V	80		120		100		120		
		SH/LD low	4.5 V	16		24		20		24		
	Pulse duration		6 V	14		20		17		20		no
t _w	Pulse duration		2 V	80		120		100		120		ns
		CLK high or low	4.5 V	16		24		20		24		
			6 V	14		20		17		20		
			2 V	80		120		100		120		
		SH/LD high before CLK↑	4.5 V	16		24		20		24		
			6 V	14		20		17		20		
			2 V	40		60		50		60		
		SER before CLK↑	4.5 V	8		12		10		12		
			6 V	7		10		9		10		
			2 V	100		150		125		150		ns
t _{su}	Setup time	CLK INH low before CLK↑	4.5 V	20		30		25		30		
		CLK	6 V	17		25		21		25		
			2 V	40		60		50		60		
		CLK INH high before CLK↑	4.5 V	8		12		10		12		
		CLK	6 V	7		10		9		10		
			2 V	100		150		125		150		
		Data before SH/ LD ↓	4.5 V	20		30		25		30		
			6 V	17		26		21		26		
			2 V	5		5		5		5		
		SER data after CLK↑	4.5 V	5		5		5		5		ns
			6 V	5		5		5		5		
t _h	Hold time		2 V	5		5		5		5		
		PAR data after SH/LD↓	4.5 V	5		5		5		5		
			6 V	5		5		5		5		

Submit Documentation Feedback



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	т	_A = 25°C		SN54H0 –55°C TO		SN74H0 -40°C TO		Recommon SN74H0 -40°C TO	C165	UNIT										
	,	,		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX											
			2 V	6	13		4.2		5		4.2												
f _{max}			4.5 V	31	50		21		25		21		MHz										
			6 V	36	62		25		29		25												
			2 V		80	150		225		190		225											
	SH/LD	Q_H or \overline{Q}_H	4.5 V		20	30		45		38		45											
			6 V		16	26		38		32		38											
			2 V		75	150		225		190		225											
t _{pd}	CLK	Q_H or \overline{Q}_H	4.5 V		15	30		45		38		45	ns										
										3113 311			6 V		13	26		38		32		38	
			2 V		75	150		225		190		225											
	Н	Q_H or \overline{Q}_H	4.5 V		15	30		45		38		45											
			6 V		13	26		38		32		38											
			2 V		38	75		110		95		110											
t _t		Any	4.5 V		8	15		22		19		22	ns										
			6 V		6	13		19		16		19											

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	75	pF

Product Folder Links: SN54HC165 SN74HC165



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_r = 6 \ ns$, $t_f = 6 \ ns$.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



REVISION HISTORY

Cł	Changes from Revision F (December 2010) to Revision G						
•	Extended maximum temperature operating range from 85°C to 125°C.	4					

Product Folder Links: SN54HC165 SN74HC165





31-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
84095012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84095012A SNJ54HC 165FK	Samples
8409501EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409501EA SNJ54HC165J	Samples
8409501FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409501FA SNJ54HC165W	Samples
SN54HC165J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC165J	Samples
SN74HC165D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DBRE4	ACTIVE	SSOP	DB	16		TBD	Call TI	Call TI	-40 to 125		Samples
SN74HC165DBRG4	ACTIVE	SSOP	DB	16		TBD	Call TI	Call TI	-40 to 125		Samples
SN74HC165DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DRG3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samples
SN74HC165DTE4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 125		Samples
SN74HC165DTG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 125		Samples



31-May-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN74HC165N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74HC165N	Sample
SN74HC165N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	-40 to 125		
SN74HC165NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74HC165N	Sampl
SN74HC165NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Sampl
SN74HC165NSRE4	ACTIVE	SO	NS	16		TBD	Call TI	Call TI	-40 to 125		Sampl
SN74HC165NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWE4	ACTIVE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125		Samp
SN74HC165PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWLE	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125		
SN74HC165PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWRG3	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165	Samp
SN74HC165PWTE4	ACTIVE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125		Samp
SN74HC165PWTG4	ACTIVE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125		Samp
SNJ54HC165FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84095012A SNJ54HC 165FK	Samp
SNJ54HC165J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409501EA SNJ54HC165J	Samp



PACKAGE OPTION ADDENDUM

31-May-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SNJ54HC165W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8409501FA SNJ54HC165W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC165, SN74HC165:



PACKAGE OPTION ADDENDUM

31-May-2014

• Catalog: SN74HC165

• Automotive: SN74HC165-Q1, SN74HC165-Q1

• Enhanced Product: SN74HC165-EP, SN74HC165-EP

• Military: SN54HC165

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-May-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC165DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74HC165DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165DR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165DRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165PWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-May-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC165DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74HC165DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC165DR	SOIC	D	16	2500	364.0	364.0	27.0
SN74HC165DR	SOIC	D	16	2500	367.0	367.0	38.0
SN74HC165DRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74HC165DRG4	SOIC	D	16	2500	367.0	367.0	38.0
SN74HC165DRG4	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC165PWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74HC165PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74HC165PWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74HC165PWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74HC165PWT	TSSOP	PW	16	250	367.0	367.0	35.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com