

# Low Profile Six Degree of Freedom Inertial Sensor

Data Sheet **[ADIS16334](http://www.analog.com/ADIS16334?doc=ADIS16334.pdf)** 

## <span id="page-0-0"></span>**FEATURES**



## <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The ADIS16334 *i*Sensor® is a complete inertial system that includes a triaxis gyroscope and triaxis accelerometer. Each sensor in the ADIS16334 combines industry-leading *i*MEMS® technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes each sensor for sensitivity, bias, alignment, and linear acceleration (gyro bias). As a result, each sensor has its own dynamic compensation formulas that provide accurate sensor measurements over a temperature range of −20°C to +70°C.

The ADIS16334 provides a simple, cost-effective method for integrating accurate, multiaxis, inertial sensing into industrial systems, especially when compared with the complexity and investment associated with discrete designs. All necessary motion testing and calibration are part of the production process at the factory, greatly reducing system integration time. Tight orthogonal alignment simplifies inertial frame alignment in navigation systems. An improved SPI interface and register structure provide faster data collection and configuration control.

This compact module is approximately 24 mm  $\times$  33 mm  $\times$  11 mm and provides a compact connector interface.

## <span id="page-0-1"></span>**APPLICATIONS**

<span id="page-0-3"></span>**Medical instrumentation Robotics Platform controls Navigation**



#### **Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADIS16334.pdf&product=ADIS16334&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2013 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

# **ADIS16334**

# **TABLE OF CONTENTS**



## Point-of-Percussion/Linear-g Compensation ............................. 15

## <span id="page-1-0"></span>**REVISION HISTORY**

### $5/13$ -Rev. A to Rev. B





### 1/11-Revision 0: Initial Version

# <span id="page-2-0"></span>**SPECIFICATIONS**

T<sub>A</sub> = 25°C, VCC = 5.0 V, angular rate = 0°/sec, dynamic range =  $\pm 300^{\circ}/\text{sec} \pm 1$  g, unless otherwise noted.

### <span id="page-2-1"></span>**Table 1.**



# ADIS16334 Data Sheet



<span id="page-3-0"></span><sup>1</sup> The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.

<sup>2</sup> Endurance is qualified as per JEDEC Standard 22, Method A117, and measured at −40°C, +25°C, +85°C, and +125°C.

 $^3$  The data retention lifetime equivalent is at a junction temperature (T,) of 85°C as per JEDEC Standard 22, Method A117. Data retention lifetime decreases with junction temperature.

<sup>4</sup> These times do not include thermal settling and internal filter response times (330 Hz bandwidth), which may affect overall accuracy.

<sup>5</sup> The sync input clock functions below the specified minimum value, at reduced performance levels.

09362-002

## <span id="page-4-0"></span>**TIMING SPECIFICATIONS**

 $T_A = 25$ °C, VCC = 5.0 V, unless otherwise noted.

### <span id="page-4-2"></span>**Table 2.**



1 Guaranteed by design and characterization, but not tested in production. 2 Does not apply to burst read.

<span id="page-4-1"></span>

<span id="page-4-3"></span>

## <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



<sup>1</sup> Extended exposure to temperatures outside the specified temperature range of −40°C to +105°C can adversely affect the accuracy of the factory calibration. For best accuracy, store the parts within the specified operating range of −40°C to +105°C.

<sup>2</sup> Although the device is capable of withstanding short-term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Table 4. Package Characteristics**



### <span id="page-5-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<span id="page-6-0"></span>



<span id="page-6-1"></span>**Table 5. Pin Function Descriptions** 



Figure 6. Axial Orientation

<sup>1</sup> I/O is input/output, I is input, O is output, S is supply, and N/A is not applicable.

 **OUTPUT.**

# ADIS16334 Data Sheet

# <span id="page-7-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



<span id="page-7-1"></span>*Figure 7. Gyroscope Allan Variance*



*Figure 8. Accelerometer Allan Variance*

# <span id="page-8-0"></span>THEORY OF OPERATION

The ADIS16334 is a six degree of freedom (6DOF) inertial sensing system. This sensing system collects data autonomously and makes it available to any processor system that supports a 4-wire serial peripheral interface (SPI).

## <span id="page-8-1"></span>**GYROSCOPES**

Angular rate sensing in the ADIS16334 begins with a MEMS gyroscope that operates on the principle of a resonator gyro. Two polysilicon sensing structures each contain a dither frame that is electrostatically driven to resonance, producing the necessary velocity element to produce a Coriolis force during angular rate. At two of the outer extremes of each frame, orthogonal to the dither motion, are movable fingers that are placed between fixed pickoff fingers to form a capacitive pickoff structure that senses Coriolis motion. The resulting signal is fed to a series of gain and demodulation stages that produce the electrical rate signal output. The dual-sensor design rejects external *g*-forces and vibration.

## <span id="page-8-2"></span>**ACCELEROMETERS**

Acceleration sensing in the ADIS16334 starts with a MEMS accelerometer core on each axis, which provides a linear motion-toelectrical transducer function. Tiny polysilicon springs to tether a movable structure to a fixed frame inside the sensor core. The springs and mass of the movable structure provide a dependable relationship between acceleration and physical displacement between them. The moving structure and fixed frame have electrical plates in a balanced, differential capacitor network. When experiencing dynamic or static acceleration, it causes a physical deflection, which causes an imbalance in the capacitive network. A modulation/de-modulation circuit translates the capacitor imbalance into a representative electrical signal.

## <span id="page-8-3"></span>**DATA SAMPLING AND PROCESSING**

The analog signals from each inertial sensor feed into a mixed signal processing circuit, which includes buffering, analog filtering, digital sampling, digital filtering, and calibration.

## <span id="page-8-4"></span>**CALIBRATION**

The digital processing stage includes a correction function for each accelerometer and gyroscope sensor. Each sensor within each unit has unique correction formulas, which optimize their bias and sensitivity accuracy over temperature and supply. The full, 6DOF characterization also enables an internal frame alignment, which minimizes cross-axis sensitivity and simplifies frame alignment after system installation.

## <span id="page-8-5"></span>**USER INTERFACE**

### *SPI Interface*

The user registers manage user access to both sensor data and configuration inputs. Each 16-bit register has its own unique bit assignment and two addresses: one for its upper byte and one for its lower byte[. Table 8](#page-10-1) provides a memory map for each register, along with its function and lower byte address. Each data collection and configuration command both use the SPI, which consists of four wires. The chip select (CS) signal activates the SPI interface and the serial clock (SCLK) synchronizes the serial data lines. Input commands clock into the DIN pin, one bit at a time, on the SCLK rising edge. Output data clocks out of the DOUT pin on the SCLK falling edge. As a SPI slave device, the DOUT contents reflect the information requested using a DIN command.



*Figure 9. Simplified Sensor Signal Processing Diagram* 

# ADIS16334 Data Sheet

## <span id="page-9-0"></span>BASIC OPERATION

The ADIS16334 is an autonomous system that requires no user initialization. When it has a valid power supply, it initializes itself and starts sampling, processing, and loading sensor data into the output registers at a sample rate of 819.2 SPS. DIO1 pulses high after each sample cycle concludes. The SPI interface enables simple integration with many embedded processor platforms, as shown i[n Figure 10 \(](#page-9-2)electrical connection) and [Table 6 \(](#page-9-3)pin descriptions).



Figure 10. Electrical Connection Diagram

<span id="page-9-3"></span><span id="page-9-2"></span>**Table 6. Generic Master Processor Pin Names and Functions** 

<b>Pin Name</b>	<b>Function</b>
डड	Slave select
<b>SCLK</b>	Serial clock
<b>MOSI</b>	Master output, slave input
<b>MISO</b>	Master input, slave output
iro	Interrupt request

The ADIS16334 SPI interface supports full-duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown in [Figure 14.](#page-9-4) [Table 7](#page-9-5) provides a list of the most common settings that require attention to initialize a processor's serial port for the ADIS16334 SPI interface.

<span id="page-9-5"></span>





**CS SCLK DIN DOUT**

**NOTES**

1 For burst read, SCLK rate ≤ 1 MHz.

<span id="page-9-1"></span>**READING SENSOR DATA**  The ADIS16334 provides two different options for acquiring

sensor data: single register and burst register. A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments i[n Figure 14.](#page-9-4) Bit DC7 to Bit DC0 are don't cares for a read, and then the output register contents follow on DOUT during the second sequence. [Figure 11 i](#page-9-6)ncludes three single register reads in succession. In this example, the process starts with  $DIN = 0x0400$  to request the contents of XGYRO\_OUT, then follows with 0x0600 to request YGYRO\_OUT and 0x0800 to request ZGYRO\_OUT. Full-duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on DIN[. Figure 12](#page-9-7) provides an example of the four SPI signals when reading XGYRO\_OUT in a repeating pattern.

<span id="page-9-6"></span>

### <span id="page-9-7"></span>**Burst Read Function**

The burst read function enables the user to read all output registers using one command on the DIN line and shortens the stall time between each 16-bit segment to one SCLK cycle (se[e Table 2\)](#page-4-2). [Figure 13 p](#page-9-8)rovides the burst read sequence of data on each SPI signal. The sequence starts with writing 0x3E00 to DIN, followed by each output register clocking out on DOUT, in the order in which they appear i[n Table 8.](#page-10-1) 



<span id="page-9-4"></span>**2. IF R/W = 1 DURING THE PREVIOUS SEQUENCE, DOUT IS NOT DEFINED.**

<span id="page-9-8"></span>Figure 14. SPI Communication Bit Sequence

## <span id="page-10-0"></span>**MEMORY MAP**

<span id="page-10-1"></span>**Table 8. User Register Memory Map**



<sup>1</sup> N/A is not applicable.

<sup>2</sup> Each register contains two bytes. The address of the lower byte is displayed. The address of the upper byte is equal to the address of the lower byte plus 1.

## <span id="page-11-0"></span>**OUTPUT DATA REGISTERS**

[Table 9 p](#page-11-3)rovides a summary of the output registers. The most significant bit in each output register provides a new data indicator function. Every time a new data sample loads into the output data registers, the ND bit is a 1, until a read operation accesses the data sample. Then, this bit sets to 0, until the next data sample loads in. The second most significant bit provides an error/alarm indicator. This bit is equal to 1 if any error flag in the DIAG\_STAT register is equal to 1 (active).



### <span id="page-11-3"></span>**Table 9. Output Data Register Summary**

1 Lower byte address shown.

### **Gyroscopes**

The output registers for the gyroscopes (angular rate of rotation) are XGYRO\_OUT, YGYRO\_OUT, and ZGRYO\_OUT[. Table 10](#page-11-1)  provides the bit assignments for these registers, along with the digital formatting for converting the digital codes into angular rate values[. Table 11 p](#page-11-4)rovides several examples for converting the 14-bit, twos complement data into angular rate measurements, an[d Figure 15](#page-11-5) provides the physical/directional reference for these sensors.

### <span id="page-11-1"></span>**Table 10. Gyroscope Register Bit Assignments**





### <span id="page-11-4"></span>**Table 11. Gyroscope Data Format Examples**

<sup>1</sup> The numbers in the rate column reflect the default range setting, ±300°/sec.

#### **Accelerometers**

The output registers for the accelerometers are XACCL\_OUT, YACCL\_OUT, and ZACCL\_OUT. [Table 12 p](#page-11-2)rovides the bit assignments for these registers, along with the digital formatting for converting the digital codes into angular rate values. [Table 13](#page-11-6)  provides several examples for converting the 14-bit, twos complement data into acceleration measurements, an[d Figure 15](#page-11-5)  provides the physical/directional reference for these sensors.

### <span id="page-11-2"></span>**Table 12. Accelerometer Register Bit Assignments**



#### <span id="page-11-6"></span>**Table 13. Acceleration, Twos Complement Format**



<span id="page-11-5"></span>

### *Internal Temperature Measurements*

The TEMP\_OUT register provides relative temperature measurements for inside of the ADIS16334. This measurement can be above ambient temperature and does not reflect external conditions. [Table 14](#page-12-1) provides the bit assignments for this register, along with the digital data format. [Table 15](#page-12-2) provides several examples for converting the 12-bit, offset binary data into temperature measurements.

### <span id="page-12-1"></span>**Table 14. Temperature Register Bit Assignments**



### <span id="page-12-2"></span>**Table 15. Temperature, Twos Complement Format**



## <span id="page-12-0"></span>**DEVICE CONFIGURATION**

The control registers i[n Table 8](#page-10-1) provide users with a variety of configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments i[n Figure 14.](#page-9-4) Each register has 16 bits, where Bits[7:0] represent the lower address, and Bits[15:8] represent the upper address[. Figure 16](#page-12-3) provides an example of writing 0x03 to Address 0x37 (SMPL\_PRD[15:8]), using  $DIN = 0xB703$ . This example reduces the sample rate by a factor of eight (se[e Table 17\)](#page-13-5).



### <span id="page-12-3"></span>*Dual Memory Structure*

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set GLOB  $\text{CMD}[3] = 1$  $(DIN = 0xBE08)$  to back these settings up in nonvolatile flash memory. The flash backup process requires a valid power supply level for the entire 75 ms process time. The user register map in [Table 8](#page-10-1) provides a column that indicates the registers that have flash back-up support. A yes in the Flash Backup column indicates that a register has a mirror location in flash and, when backed up properly, it automatically restores itself during startup or after a reset. [Figure 17](#page-12-4) provides a diagram of the dual-memory structure used to manage operation and store critical user settings.



<span id="page-12-4"></span>*Figure 17. SRAM and Flash Memory Diagram*

# <span id="page-13-0"></span>DIGITAL PROCESSING CONFIGURATION

### **Table 16. Digital Processing Registers**



## <span id="page-13-1"></span>**SAMPLE RATE**

The internal sampling system produces new data in the output data registers at a rate of 819.2 SPS. The SMPL\_PRD register in [Table 17](#page-13-5) provides two functional controls for internal sampling and register update rates: SMPL\_PRD[12:8] for decimation and SMPL\_PRD[0] for enabling the external clock option. The decimation filter reduces the update rate, using an averaging filter with a decimated output. These bits provide a binomial control that divides the data rate by a factor of 2 every time this number increases by 1. For example, set SMPL\_PRD[12:8] = 00100 ( $\text{DIN} = 0 \text{xB} 704$ ) to set the decimation factor to 16. This reduces the update rate to 51.2 SPS and the bandwidth to 25 Hz.

### <span id="page-13-5"></span>**Table 17. SMPL\_PRD Bit Descriptions**



## <span id="page-13-2"></span>**INPUT CLOCK CONFIGURATION**

SMPL\_PRD[0] provides a control for synchronizing the internal sampling to an external clock source. Set SMPL\_PRD $[0] = 0$ (DIN = 0xB600) to enable the external clock. See [Table 2](#page-4-2) and [Figure 4](#page-4-3) for timing information.

## <span id="page-13-3"></span>**DIGITAL FILTERING**

The SENS\_AVG register i[n Table 18](#page-13-6) provides user controls for the low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window, FIR filter response (see [Figure 19\)](#page-13-7). For example, set SENS\_AVG[2:0] = 100 (DIN = 0xB804) to set each stage to 16 taps. When used with the default sample rate of 819.2 SPS and zero decimation (SMPL\_PRD[12:8] = 00000), this value reduces the sensor bandwidth to approximately 16 Hz.



*Figure 18. Bartlett Window, FIR Filter Frequency Response (Phase Delay = N Samples)*

## <span id="page-13-4"></span>**DYNAMIC RANGE**

The SENS\_AVG[10:8] bits provide three dynamic range settings for this gyroscope. The lower dynamic range settings (±75°/sec and ±150°/sec) limit the minimum filter tap sizes to maintain resolution. For example, set SENS\_AVG[10:8] = 010 (DIN = 0xB902) for a measurement range of ±150°/sec. Because this setting can influence the filter settings, program SENS\_AVG[10:8] before programming SENS\_AVG[2:0] if additional filtering is required.

<span id="page-13-6"></span>



<span id="page-13-7"></span>

*Figure 19. Sampling and Frequency Response Block Diagram*

# <span id="page-14-0"></span>OPTIMIZING ACCURACY

The mechanical structure and assembly process of the ADIS16334 provide excellent position and alignment stability for each sensor, even after subjected to temperature cycles, shock, vibration, and other environmental conditions. The factory calibration includes a dynamic characterization of each sensor's behavior over temperature and generates sensor-specific correction formulas. The bias correction registers i[n Table 19](#page-14-7) provide users with the ability to address bias shifts that can result from mechanical stress[. Figure 20](#page-14-8) illustrates the summing function of each sensor's offset correction register.

### <span id="page-14-7"></span>**Table 19. Registers for User Calibration**





*Figure 20. User Calibration, XGYRO\_OFF Example*

<span id="page-14-8"></span>There are two options for optimizing gyroscope bias accuracy prior to system deployment: automatic bias correction (ABC) and manual bias correction (MBC).

## <span id="page-14-1"></span>**AUTOMATIC BIAS CORRECTION**

The ABC function provides a simple measure-and-adjust function for the three gyroscope sensors. Set GLOB\_CMD[0] = 1 (DIN = 0xBE01) to start the ABC function, which automatically performs the following steps to correct the bias on each gyroscope:

- 1. Sets the output range to ±75°/sec
- 2. Waits for the next output register update
- 3. Reads the output register of the gyroscope
- 4. Multiplies the measurement by −1 to change its polarity
- 5. Writes the final value into the offset register
- 6. Performs a manual flash back-up function to store the correction factor in nonvolatile flash memory

The accuracy of the bias correction depends on the internal averaging time used for the data sample, which depends on the decimation setting. For example, set SMPL\_PRD[15:8] = 0x10 (DIN =  $0xB710$ ) to establish a decimation rate of  $2^{16}$ , or 65536. This establishes an averaging time of 80 seconds at a sample rate of 819.2 SPS, which results in an Allan Variance of 0.006°/sec in [Figure 7.](#page-7-1)

## <span id="page-14-2"></span>**MANUAL BIAS CORRECTION**

The MBC function requires the user to collect the desired number of samples, calculate the averages to develop bias estimates for each gyroscope channel, and then write them into the bias offset registers, located i[n Table 20](#page-14-5) for the gyroscopes. For example, set XGYRO\_OFF =  $0x1FF6$  (DIN =  $0x9B1F$ ,  $0x9AF6$ ) to adjust the XGYRO\_OUT offset by −0.125°/sec (−10 LSBs)[. Table 21](#page-14-6) provides a manual adjustment function for the accelerometer channels as well.

### <span id="page-14-5"></span>**Table 20. XGYRO\_OFF, YGYRO\_OFF, and ZGYRO\_OFF Bit Descriptions**



### <span id="page-14-6"></span>**Table 21. XACCL\_OFF, YACCL\_OFF, and ZACCL\_OFF Bit Descriptions**



## <span id="page-14-3"></span>**RESTORING FACTORY CALIBRATION**

Set GLOB\_CMD $[1] = 1$  (DIN = 0xBE02) to execute the factory calibration restore function. This is a single-command function, which resets each user calibration register to 0x0000 and all sensor data to 0. Then, it automatically updates the flash memory within 50 ms. Se[e Table 23](#page-15-4) for more information on GLOB\_CMD.

## <span id="page-14-4"></span>**POINT-OF-PERCUSSION/LINEAR-***g* **COMPENSATION**

Set MSC\_CTRL $[6] = 1$  (DIN = 0xB446) to enable this feature and maintain the factory-default settings for DIO1. This feature performs a point-of-percussion translation to the point identified in [Figure 6.](#page-6-1) See [Table 25](#page-15-3) for more information on MSC\_CTRL. Set MSC\_CTRL $[7] = 1$  to enable internal compensation for linear-*g* on the gyroscope bias.



*Figure 21. Point of Percussion Reference*

# <span id="page-15-0"></span>SYSTEM TOOLS

[Table 22](#page-15-5) provides an overview of the control registers that provide support for the following system level functions: global commands, I/O control, status/error flags, device identification, MEMS selftest, and flash memory management.

### <span id="page-15-5"></span>**Table 22. System Tool Register Addresses**



## <span id="page-15-1"></span>**GLOBAL COMMANDS**

The GLOB\_CMD register provides an array of single-write commands for convenience. Setting the assigned bit in [Table 23](#page-15-4) to 1 activates each function. When the function completes, the bit restores itself to 0. For example, clear the capture buffers by setting  $GLOB\_CMD[8] = 1$  ( $DIN = 0xBF01$ ). All of the commands in the GLOB\_CMD register require the power supply to be within normal limits for the execution times listed i[n Table 23.](#page-15-4) Avoid communicating with the SPI interface during these execution times because it interrupts the process and causes data loss or corruption.

### <span id="page-15-4"></span>**Table 23. GLOB\_CMD Bit Descriptions**



<sup>1</sup> This indicates the typical duration of time between the command write and the device returning to normal operation.

## *General-Purpose I/O*

DIO1, DIO2, DIO3, and DIO4 are configurable, general-purpose I/O lines that serve multiple purposes according to the following control register priority: MSC\_CTRL, ALM\_CTRL, and  $GPIO_CTRL$ . For example, set  $GPIO_CTRL = 0x080C(DIN =$ 0xB308, and then 0xB20C) to configure DIO1 and DIO2 as inputs and DIO3 and DIO4 as outputs, with DIO3 set low and DIO4 set high. In this configuration, read GPIO\_CTRL (DIN = 0x3200). The digital state of DIO1 and DIO2 is in GPIO\_CTRL[9:8].

### <span id="page-15-2"></span>**Table 24. GPIO\_CTRL Bit Descriptions**



## *Data Ready I/O Indicator*

The factory default sets DIO1 as a positive data ready indicator signal. In this configuration, the signal pulses high when all of the output data registers have fresh data from the same sample period. The MSC\_CTRL[2:0] bits provide configuration options for changing the default. For example, set MSC\_CTRL[2:0] = 100  $(DIN = 0xB404)$  to change the polarity of the data ready signal on DIO1 for interrupt inputs that require negative logic inputs for activation. See [Figure 4](#page-4-3) for an example of the data-ready timing.

<span id="page-15-3"></span>



## *Self-Test*

The self-test function allows the user to verify the mechanical integrity of each MEMS sensor. It applies an electrostatic force to each sensor element, which results in mechanical displacement that simulates a response to actual motion[. Table 1](#page-2-1) lists the expected response for each sensor and provides pass/fail criteria.

Set  $MSC_CTRL[10] = 1$  (DIN = 0xB504) to run the internal self-test routine, which exercises all inertial sensors, measures each response, makes pass/fail decisions, and reports them to error flags in the DIAG\_STAT register. MSC\_CTRL[10] resets itself to 0 after completing the routine. Zero rotation provides results that are more reliable.

### *Memory Test*

Setting MSC\_CTRL[11] = 1 (DIN = 0xB508) performs a checksum verification of the flash memory locations. The pass/fail result is loaded into DIAG\_STAT[6].

### *Status*

The error flags provide indicator functions for common system level issues. All of the flags are cleared (set to 0) after each DIAG\_STAT register read cycle. If an error condition remains, the error flag returns to 1 during the next sample cycle. The DIAG\_STAT[1:0] bits do not require a read of this register to return to 0. If the power supply voltage goes back into range, these two flags are cleared automatically.

### <span id="page-16-3"></span>**Table 26. DIAG\_STAT Bit Descriptions**



### <span id="page-16-0"></span>**DEVICE IDENTIFICATION**

<span id="page-16-4"></span>



### <span id="page-16-5"></span>**Table 28. PROD\_ID Bit Descriptions**



### <span id="page-16-6"></span>**Table 29. SERIAL\_NUM Bit Descriptions**



### <span id="page-16-1"></span>**FLASH MEMORY MANAGEMENT**

Set MSC\_CTRL $[11] = 1$  (DIN = 0xB508) to run an internal checksum test on the flash memory, which reports a pass/fail result to DIAG\_STAT[6]. The FLASH\_CNT register (se[e Table 30\)](#page-16-2) provides a running count of flash memory write cycles. This is a tool for managing the endurance of the flash memory[. Figure 22](#page-16-7) quantifies the relationship between data retention and junction temperature.

### <span id="page-16-2"></span>**Table 30. FLASH\_CNT Bit Descriptions**

<span id="page-16-7"></span>

## <span id="page-17-0"></span>ALARMS

The ADIS16334 provides two independent alarms, Alarm 1 and Alarm 2, which have a number of programmable settings[. Table 31](#page-17-8) provides a list of registers for these user settings.

### <span id="page-17-8"></span>**Table 31. Registers for Alarm Configuration**



The ALM\_CTRL register i[n Table 35](#page-17-7) provides data source selection (Bits[15:8]), static/dynamic setting for each alarm (Bits[7:6]), data source filtering (Bit[4]), and alarm indicator signal (Bits[2:0]).

## <span id="page-17-1"></span>**STATIC ALARM USE**

The static alarms setting compares the data source selection (ALM\_CTRL[15:8]) with the values in the ALM\_MAGx registers in [Table 32](#page-17-4) and [Table 33.](#page-17-5) The data format in these registers matches the format of the data selection in ALM\_CTRL[15:8]. The MSB (Bit[15]) of each ALM\_MAGx register establishes the polarity for this comparison. Se[e Table 36,](#page-17-9) Alarm 1, for a static alarm configuration example.

### <span id="page-17-4"></span>**Table 32. ALM\_MAG1 Bit Descriptions**



## <span id="page-17-5"></span>**Table 33. ALM\_MAG2 Bit Descriptions**



## <span id="page-17-2"></span>**DYNAMIC ALARM USE**

The dynamic alarm setting monitors the data selection for a rate-of-change comparison. The rate-of-change comparison is represented by the magnitude in the ALM\_MAGx registers over the time represented by the number-of-samples setting in the ALM\_SMPLx registers located in [Table 34.](#page-17-6) See [Table 36,](#page-17-9) Alarm 2, for a dynamic alarm configuration example.

<span id="page-17-6"></span>



## <span id="page-17-3"></span>**ALARM REPORTING**

The DIAG\_STAT[9:8] bits provide error flags that indicate an alarm condition. The ALM\_CTRL[2:0] bits provide controls for a hardware indicator using DIO1 or DIO2.

<span id="page-17-7"></span>**Table 35. ALM\_CTRL Bit Descriptions**

Bit(s)	Description (Default = 0x0000)
[15:12]	Alarm 2 data source selection
	$0000 =$ disable
	$0001 = x-axis$ gyroscope output
	$0010 = y$ -axis gyroscope output
	$0011 = z$ -axis gyroscope output
	$0100 = x$ -axis accelerometer output
	$0101 =$ y-axis accelerometer output
	$0110$ = z-axis accelerometer output
	$0111 =$ internal temperature output
[11:8]	Alarm 1 data source selection (same as Alarm 2)
$[7]$	Alarm 2, dynamic/static $(1 =$ dynamic, $0 =$ static)
[6]	Alarm 1, dynamic/static $(1 =$ dynamic, $0 =$ static)
$[5]$	Not used
[4]	Data source filtering $(1 =$ filtered, $0 =$ unfiltered)
[3]	Not used
$[2]$	Alarm indicator (1 = enabled, 0 = disabled)
[1]	Alarm indicator active polarity (1 = high, 0 = low)
[0]	Alarm output line select $(1 = DIO2, 0 = DIO1)$

## *Alarm Example*

[Table 36](#page-17-9) offers an example that configures Alarm 1 to trigger when filtered ZACCL\_OUT data drops below 0.7 *g*, and Alarm 2 to trigger when filtered ZGYRO\_OUT data changes by more than 50°/sec over a 100 ms period, or 500°/sec2 . The filter setting helps reduce false triggers from noise and refine the accuracy of the trigger points. The ALM\_SMPL2 setting of 82 samples provides a comparison period that is 97.7 ms for an internal sample rate of 819.2 SPS.

<span id="page-17-9"></span>



## <span id="page-18-2"></span><span id="page-18-0"></span>APPLICATIONS INFORMATION **ADIS16334/PCBZ**

<span id="page-18-1"></span>The ADIS16334/PCBZ includes one ADIS16334BLMZ, one interface PCB, and one interface flex. This combination of components enables quicker installation for prototype evaluation and algorithm development[. Figure 23](#page-18-3) provides a mechanical design example for using these three components in a system.



<span id="page-18-3"></span>[Figure 24 p](#page-18-4)rovides the pin assignments for the interface board, when it is properly connected to the ADIS16334BMLZ in this manner.



## <span id="page-18-4"></span>**Installation**

The following steps provide an example installation process for using these three components:

 Drill and tap M2 and M3 holes in the system frame, according to the locations i[n Figure 23.](#page-18-3) The distance between these components is flexible but make sure that the hole-to-hole

distance is within the 15 mm to 45 mm range shown in the diagram.

- Install the ADIS16334 using M2 machine screws. Use a mounting torque of 25 inch-ounces.
- Install the interface PCB using M3 machine screws.
- Connect J1 on the interface flex to the ADIS16334BMLZ connector.
- Connect J2 on the interface flex to J3 on the interface PCB. Note that J2 (interface flex) has 20 pins and J3 (interface PCB) has 24 pins. Make sure that Pin 1 on J2 (interface flex) connects to Pin 20 on J3 (interface PCB). J3 has a Pin 1 indicator to help guide this connection.
- Connect the ADIS16334BMLZ power, ground, and SPI signals to an embedded processor board using J1 and a 12-pin, 1 mm ribbon cable system. The following parts may be useful in building this type of cable: 3M Part Number 152212-0100-GB (ribbon crimp connector) and 3M Part Number 3625/12 (ribbon cable).
- Connect the ADIS16334BMLZ auxiliary I/O functions to the embedded processor board using J2 and the same type of ribbon cable system as J1.

The ADIS16334 does not require external capacitors for normal operation; therefore, the interface PCB does not use the C1/C2 pads (not shown in [Figure 23\).](#page-18-3)

## **MOUNTING APPROACHES**

In addition to the approach in [Figure 23,](#page-18-3) the ADIS16334 also enables several connector-down mounting approaches. Refer to the [AN-1146 A](http://www.analog.com/AN-1146)pplication Note for additional details that support this mounting configuration.

# adis16334 Data Sheet

# <span id="page-19-0"></span>OUTLINE DIMENSIONS



Figure 25. 20-Lead Module with Connector Interface (ML-20-1) Dimensions shown in millimeters

### <span id="page-19-1"></span>**ORDERING GUIDE**



<span id="page-19-2"></span> $1 Z =$  RoHS Compliant Part.

**©2011–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09362-0-5/13(B)** 



www.analog.com

Rev. B | Page 20 of 20



# Authorized Distribution Brand:



## Website:

Welcome to visit www.ameya360.com

# Contact Us:

## Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

#### Sales:  $\mathbf{w}$

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

## Customer Service:

Email service@ameya360.com

#### Partnership:  $\mathcal{P}^{\mathcal{C}}$

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com