

PCM2900B
PCM2902B

STEREO AUDIO CODEC WITH USB INTERFACE, SINGLE-ENDED ANALOG INPUT/OUTPUT, AND S/PDIF

FEATURES

- **PCM2900B: Without S/PDIF**
- **PCM2902B: With S/PDIF**
- **On-Chip USB Interface:**
  - **With Full-Speed Transceivers**
  - **Fully Compliant with USB 2.0 Specification**
  - **Certified by USB-IF**
  - **Partially Programmable Descriptors** (1)
  - **USB Adaptive Mode for Playback**
  - **USB Asynchronous Mode for Record**
  - **Bus Powered**
- **16-Bit Delta-Sigma ADC and DAC**
- **Sampling Rate:**
  - **DAC: 32, 44.1, 48 kHz**
  - **ADC: 8, 11.025, 16, 22.05, 32, 44.1, 48 kHz**
- **On-Chip Clock Generator with Single 12-MHz Clock Source**
- **Single Power Supply:**
  - **5 V Typical (V_{BUS})**
- **Stereo ADC:**
  - **Analog Performance at V_{BUS} = 5 V:**
    - **THD+N = 0.01%**
    - **SNR = 89 dB**
    - **Dynamic Range = 89 dB**
  - **Decimation Digital Filter:**
    - **Passband Ripple = ±0.05 dB**
    - **Stop-Band Attenuation = 65 dB**
  - **Single-Ended Voltage Input**
  - **Antialiasing Filter Included**
  - **Digital HPF Included**
- **Stereo DAC:**
  - **Analog Performance at V_{BUS} = 5 V:**
    - **THD+N = 0.005%**
    - **SNR = 96 dB**
    - **Dynamic Range = 93 dB**
  - **Oversampling Digital Filter:**
    - **Passband Ripple = ±0.1 dB**
    - **Stop-Band Attenuation = –43 dB**
  - **Single-Ended Voltage Output**
  - **Analog LPF Included**
- **Multifunctions:**
  - **Human Interface Device (HID) Function:**
    - **Volume and Mute Controls**
  - **Suspend Flag Function**
- **28-Pin SSOP Package**

APPLICATIONS

- **USB Audio Speaker**
- **USB Headset**
- **USB Monitor**
- **USB Audio Interface Box**

DESCRIPTION

The PCM2900B/2902B is Texas Instruments' single-chip, USB, stereo audio codec with a USB-compliant full-speed protocol controller and S/PDIF (PCM2902B only). The USB protocol controller requires no software code, but the USB descriptors can be modified in some areas (for example, vendor ID and/or product ID). The PCM2900B/2902B employs SpAct™ architecture, TI's unique system that recovers the audio clock from USB packet data. On-chip analog PLLs with SpAct architecture enable playback and record with low clock jitter as well as independent playback and record sampling rates.

---

(1) The descriptor can be modified by changing a mask.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SpAct is a trademark of Texas Instruments.
System Two, Audio Precision are trademarks of Audio Precision, Inc.
All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
PCM2900BDB	SSOP-28	DB	–25°C to +85°C	PCM2900B	PCM2900BDB	Rails, 47
					PCM2900BDBR	Tape and Reel, 2000
PCM2902BDB	SSOP-28	DB	–25°C to +85°C	PCM2902B	PCM2902BDB	Rails, 47
					PCM2902BDBR	Tape and Reel, 2000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

PARAMETER			PCM2900B/PCM2902B	UNIT
V_{BUS}	Supply voltage		–0.3 to 6.5	V
	Ground voltage differences, AGNDC, AGNDP, AGNDX, DGND, DGNDU		±0.1	V
	Digital input voltage	SEL0, SEL1, TEST0 (DIN)(2)	–0.3 to 6.5	V
		D+, D–, HID0, HID1, HID2, XTI, XTO, TEST1 (DOUT)(2), $\overline{\text{SSPND}}$	–0.3 to (V_{DDI} + 0.3) < 4	V
	Analog input voltage	V_{IN}L, V_{IN}R, V_{COM}, V_{OUT}R, V_{OUT}L	–0.3 to (V_{CCCI} + 0.3) < 4	V
		V_{CCCI}, V_{CCP1I}, V_{CCP2I}, V_{CCXI}, V_{DDI}	–0.3 to 4	V
	Input current (any pins except supplies)		±10	mA
	Ambient temperature under bias		–40 to +125	°C
T_{stg}	Storage temperature		–55 to +150	°C
T_J	Junction temperature		+150	°C
	Lead temperature (soldering, 5s)		+260	°C
	Package temperature (IR reflow, peak)		+250	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) TEST0 and TEST1 apply to the PCM2900B; DIN and DOUT apply to the PCM2902B.

ELECTRICAL CHARACTERISTICS

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, and 16-bit data, unless otherwise noted.

PARAMETER			TEST CONDITIONS	PCM2900B, PCM2902B			UNIT
				MIN	TYP	MAX	
DIGITAL INPUT/OUTPUT							
	Host interface		Apply USB Revision 2.0, full speed				
	Audio data format		USB isochronous data format				
INPUT LOGIC							
V_{IH}	High-level input voltage	D+, D–		2		3.3	VDC
		XTI, HID0, HID1, and HID2		2.52		3.3	
		SEL0, SEL1		2		5.25	
		DIN (PCM2902B)		2.52		5.25	
V_{IL}	Low-level input voltage	D+, D–				0.8	VDC
		XTI, HID0, HID1, and HID2				0.9	
		SEL0, SEL1				0.8	
		DIN (PCM2902B)				0.9	
I_{IH}	High-level input voltage	D+, D–, XTI, SEL0, SEL1	V_{IN} = 3.3 V			±10	µA
		HID0, HID1, and HID2			50	80	
		DIN (PCM2902B)			65	100	
I_{IL}	Low-level input voltage	D+, D–, XTI, SEL0, SEL1	V_{IN} = 0 V			±10	µA
		HID0, HID1, and HID2				±10	
		DIN (PCM2902B)				±10	
OUTPUT LOGIC							
V_{OH}	High-level output voltage	D+, D–		2.8			VDC
		DOUT (PCM2902B)	I_{OH} = –4 mA	2.8			
		$\overline{\text{SSPND}}$	I_{OH} = –2 mA	2.8			
V_{OL}	Low-level output voltage	D+, D–				0.3	VDC
		DOUT (PCM2902B)	I_{OL} = 4 mA			0.5	
		$\overline{\text{SSPND}}$	I_{OL} = 2 mA			0.5	
CLOCK FREQUENCY							
	Input clock frequency, XTI			11.994	12	12.008	MHz

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, and 16-bit data, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	PCM2900B, PCM2902B			UNIT
			MIN	TYP	MAX	
ADC CHARACTERISTICS						
	Resolution			8, 16		Bits
	Audio data channel			1, 2		Channel
ADC Clock Frequency						
f_S	Sampling frequency			8, 11.025, 16, 22.05, 32, 44.1, 48		kHz
ADC DC Accuracy						
	Gain mismatch, channel-to-channel			±1	±5	% of FSR
	Gain error			±2	±10	% of FSR
	Bipolar zero error			±0		% of FSR
ADC Dynamic Performance[1]						
THD+N	Total harmonic distortion plus noise	V_{IN} = –1 dB[2], V_{CCCI} = 3.67 V		0.01	0.02	%
		V_{IN} = –1 dB[3]		0.1		%
		V_{IN} = –60 dB		5		%
	Dynamic range	A-weighted	81	89		dB
SNR	Signal-to-noise ratio	A-weighted	81	89		dB
	Channel separation		80	85		dB
Analog Input						
	Input voltage			0.6 V_{CCCI}		V_{PP}
	Center voltage			0.5 V_{CCCI}		V
	Input impedance			30		kΩ
	Antialiasing filter frequency response	–3 dB		150		kHz
		f_{IN} = 20 kHz		–0.08		dB
ADC Digital Filter Performance						
	Passband				0.454 f_S	Hz
	Stop band		0.583 f_S			Hz
	Passband ripple				±0.05	dB
	Stop-band attenuation		65			dB
t_d	Delay time			17.4/f_S		s
	HPF frequency response	–3 dB		0.078 f_S/1000		Hz

(1) f_{IN} = 1 kHz, using a System Two™ audio measurement system by Audio Precision™ in the RMS mode with 20-kHz LPF, 400-Hz HPF in calculation.
(2) Using external voltage regulator for V_{CCCI} (as shown in Figure 36 and Figure 37, using with REG103xA-A).
(3) Using internal voltage regulator for V_{CCCI} (as shown in Figure 38 and Figure 39).

ELECTRICAL CHARACTERISTICS (continued)

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{IN} = 1 kHz, and 16-bit data, unless otherwise noted.

PARAMETER		TEST CONDITIONS	PCM2900B, PCM2902B			UNIT
			MIN	TYP	MAX	
DAC CHARACTERISTICS						
	Resolution			8, 16		Bits
	Audio data channel			1, 2		Channel
DAC Clock Frequency						
f_S	Sampling frequency			32, 44.1, 48		kHz
DAC DC Accuracy						
	Gain mismatch channel-to-channel			±1	±5	% of FSR
	Gain error			±2	±10	% of FSR
	Bipolar zero error			±2		% of FSR
DAC Dynamic Performance (4)						
THD+N	Total harmonic distortion plus noise	V_{OUT} = 0 dB		0.005	0.016	%
		V_{OUT} = –60 dB		3		%
	Dynamic range	EIAJ, A-weighted	87	93		dB
SNR	Signal-to-noise ratio	EIAJ, A-weighted	90	96		dB
	Channel separation		86	92		dB
Analog Output						
V_O	Output voltage			0.6 V_{CCCI}		V_{PP}
	Center voltage			0.5 V_{CCCI}		V
	Load impedance	AC coupling	10			kΩ
	LPF frequency response	–3 dB		250		kHz
		f = 20 kHz		–0.03		dB
DAC Digital Filter Performance						
	Passband				0.445 f_S	Hz
	Stop band		0.555 f_S			Hz
	Passband ripple				±0.1	dB
	Stop-band attenuation		–43			dB
t_d	Delay time			14.3 f_S		s
POWER-SUPPLY REQUIREMENTS						
V_{BUS}	Voltage range		4.35	5	5.25	VDC
	Supply current	ADC, DAC operation		56	67	mA
		Suspend mode (5)		250		µA
P_D	Power dissipation	ADC, DAC operation		280	352	mW
		Suspend mode (5)		1.25		
V_{CCCI}, V_{CCP1I}, V_{CCP2I}, V_{CCXI}, V_{DDI}	Internal power-supply voltage		3.1	3.3	3.5	VDC
TEMPERATURE RANGE						
	Operating temperature range		–25		+85	°C
θ_{JA}	Thermal resistance			100		°C/W

(4) f_{OUT} = 1 kHz, using a System Two audio measurement system by Audio Precision in the RMS mode with 20-kHz LPF, 400-Hz HPF.
(5) Under USB suspend state.

PCM2900B PIN ASSIGNMENTS

DB PACKAGE
SSOP-28
(TOP VIEW)


D+ 1
D– 2
V_{BUS} 3
DGNDU 4
HID0 5
HID1 6
HID2 7
SEL0 8
SEL1 9
V_{CCCI} 10
AGNDC 11
$V_{IN}L$ 12
$V_{IN}R$ 13
V_{COM} 14
PCM2900B
28 $\overline{SSPND}$
27 V_{DDI}
26 DGND
25 TEST1
24 TEST0
23 V_{CCXI}
22 AGNDX
21 XTI
20 XTO
19 V_{CCP2I}
18 AGNDP
17 V_{CCP1I}
16 $V_{OUT}L$
15 $V_{OUT}R$

Table 1. PCM2900B TERMINAL FUNCTIONS

TERMINAL			
NAME	**NO.**	**I/O**	**DESCRIPTION**
AGNDC	11	–	Analog ground for codec
AGNDP	18	–	Analog ground for PLL
AGNDX	22	–	Analog ground for oscillator
D–	2	I/O	USB differential input/output minus (1)
D+	1	I/O	USB differential input/output plus (1)
DGND	26	–	Digital ground
DGNDU	4	–	Digital ground for USB transceiver
HID0	5	I	HID key state input (mute), active-high (2)
HID1	6	I	HID key state input (volume up), active-high (2)
HID2	7	I	HID key state input (volume down), active-high (2)
SEL0	8	I	Must be set to high (3)
SEL1	9	I	Must be set to high (3)
$\overline{SSPND}$	28	O	Suspend flag, active-low (Low: suspend, High: operational)
TEST0	24	I	Test pin, must be connected to GND
TEST1	25	O	Test pin, must be left open
V_{BUS}	3	–	Connect to USB power (V_{BUS})
V_{CCCI}	10	–	Internal analog power supply for codec (4)
V_{CCP1I}	17	–	Internal analog power supply for PLL (4)
V_{CCP2I}	19	–	Internal analog power supply for PLL (4)
V_{CCXI}	23	–	Internal analog power supply for oscillator (4)
V_{COM}	14	–	Common for ADC/DAC (V_{CCCI}/2) (4)
V_{DDI}	27	–	Internal digital power supply (4)
$V_{IN}L$	12	I	ADC analog input for L-channel
$V_{IN}R$	13	I	ADC analog input for R-channel
$V_{OUT}L$	16	O	DAC analog output for L-channel
$V_{OUT}R$	15	O	DAC analog output for R-channel
XTI	21	I	Crystal oscillator input (5)
XTO	20	O	Crystal oscillator output

(1) LV-TTL level.
(2) 3.3-V CMOS-level input with internal pulldown. This pin informs the PC of serviceable control signals such as mute, volume up, or volume down, which have no connection with the internal DAC or ADC directly. See the *Interface #3* and *End-Points* sections.
(3) TTL Schmitt trigger, 5-V tolerant.
(4) Connect a decoupling capacitor to GND.
(5) 3.3-V CMOS-level input.

PCM2902B PIN ASSIGNMENTS

DB PACKAGE
SSOP-28
(TOP VIEW)


D+ 1
D– 2
V_{BUS} 3
DGNDU 4
HID0 5
HID1 6
HID2 7
SEL0 8
SEL1 9
V_{CCCI} 10
AGNDC 11
V_{IN}L 12
V_{IN}R 13
V_{COM} 14
PCM2902B
28 $\overline{\text{SSPND}}$
27 V_{DDI}
26 DGND
25 DOUT
24 DIN
23 V_{CCXI}
22 AGNDX
21 XTI
20 XTO
19 V_{CCP2I}
18 AGNDP
17 V_{CCP1I}
16 V_{OUT}L
15 V_{OUT}R

Table 2. PCM2902B TERMINAL FUNCTIONS

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
AGNDC	11	–	Analog ground for codec
AGNDP	18	–	Analog ground for PLL
AGNDX	22	–	Analog ground for oscillator
D–	2	I/O	USB differential input/output minus(1)
D+	1	I/O	USB differential input/output plus(1)
DGND	26	–	Digital ground
DGNDU	4	–	Digital ground for USB transceiver
DIN	24	I	S/PDIF input(2)
DOUT	25	O	S/PDIF output
HID0	5	I	HID key state input (mute), active high(3)
HID1	6	I	HID key state input (volume up), active high(3)
HID2	7	I	HID key state input (volume down), active high(3)
SEL0	8	I	Must be set to high(4)
SEL1	9	I	Must be set to high(4)
$\overline{\text{SSPND}}$	28	O	Suspend flag, active-low (Low: suspend, High: operational)
V_{BUS}	3	–	Connect to USB power (V_{BUS})
V_{CCCI}	10	–	Internal analog power supply for codec(5)
V_{CCP1I}	17	–	Internal analog power supply for PLL(5)
V_{CCP2I}	19	–	Internal analog power supply for PLL(5)
V_{CCXI}	23	–	Internal analog power supply for oscillator(5)
V_{COM}	14	–	Common for ADC/DAC (V_{CCCI}/2)(5)
V_{DDI}	27	–	Internal digital power supply
V_{IN}L	12	I	ADC analog input for L-channel
V_{IN}R	13	I	ADC analog input for R-channel
V_{OUT}L	16	O	DAC analog output for L-channel
V_{OUT}R	15	O	DAC analog output for R-channel
XTI	21	I	Crystal oscillator input(6)
XTO	20	O	Crystal oscillator output

(1) LV-TTL level.
(2) 3.3-V CMOS-level input with internal pulldown, 5-V tolerant.
(3) 3.3-V CMOS-level input with internal pulldown. This pin informs the PC of serviceable control signals such as mute, volume up, or volume down, which have no connection with the internal DAC or ADC directly. See the *Interface #3* and *End-Points* sections.
(4) TTL Schmitt trigger, 5-V tolerant.
(5) Connect a decoupling capacitor to GND.
(6) 3.3-V CMOS-level input.

PCM2900B FUNCTIONAL BLOCK DIAGRAM


V_{CCCI}
V_{CCP1I}
V_{CCP2I}
V_{CCXI}
V_{DDI}
AGNDC
AGNDP
AGNDX
DGND
DGNDU
5-V to 3.3-V Voltage Regulator
TEST0
TEST1
Power Manager
SSPND
V_{BUS}
$V_{IN}L$
$V_{IN}R$
ADC
FIFO
ISO-In End-Point
Analog PLL
Analog PLL
Selector
USB SIE
XCVR
D+
D–
V_{COM}
Control End-Point
SEL0
SEL1
$V_{OUT}L$
$V_{OUT}R$
DAC
FIFO
ISO-Out End-Point
HID End-Point
HID0
HID1
HID2
USB Protocol Controller
PLL (×8)
96 MHz
Tracker (SpAct)
XTI
12 MHz
XTO

B0238-01

PCM2902B FUNCTIONAL BLOCK DIAGRAM


V_{CCCI}
V_{CCP1I}
V_{CCP2I}
V_{CCXI}
V_{DDI}
AGNDC
AGNDP
AGNDX
DGND
DGNDU
5-V to 3.3-V Voltage Regulator
Lock
Power Manager
SSPND
DIN
S/PDIF Decoder
V_{BUS}
$V_{IN}L$
ADC
$V_{IN}R$
FIFO
ISO-In End-Point
USB SIE
XCVR
D+
D–
Analog PLL
Selector
Analog PLL
V_{COM}
Control End-Point
SEL0
SEL1
$V_{OUT}L$
DAC
$V_{OUT}R$
FIFO
ISO-Out End-Point
HID End-Point
HID0
HID1
HID2
DOUT
S/PDIF Encoder
USB Protocol Controller
96 MHz
PLL (×8)
Tracker (SpAct)
XTI
12 MHz
XTO
B0239-01

PCM2900B/2902B DIAGRAM OF ANALOG FRONT-END (RIGHT CHANNEL)


4.7 µF
+
13
$V_{IN}R$
30 kΩ
−
+
−
+
(+)
(–)
Delta-Sigma Modulator
14
V_{COM}
$(V_{CCCI}/2)$
+
10 µF
Reference
S0011-06

TYPICAL CHARACTERISTICS: ADC

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, using REG 103xA-A, unless otherwise noted.

TOTAL HARMONIC DISTORTION + NOISE at –1 dB
vs
FREE-AIR TEMPERATURE



Figure 1.

DYNAMIC RANGE and SNR
vs
FREE-AIR TEMPERATURE



Figure 2.

TOTAL HARMONIC DISTORTION + NOISE at –1 dB
vs
SUPPLY VOLTAGE



Figure 3.

DYNAMIC RANGE and SNR
vs
SUPPLY VOLTAGE



Figure 4.

TYPICAL CHARACTERISTICS: ADC (continued)

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, using REG 103xA-A, unless otherwise noted.



Figure 5.



Figure 6.

TYPICAL CHARACTERISTICS: DAC

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, using REG 103xA-A, unless otherwise noted.



Figure 7.



Figure 8.

TYPICAL CHARACTERISTICS: DAC (continued)

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, using REG 103xA-A, unless otherwise noted.



Figure 9.



Figure 10.



Figure 11.



Figure 12.

TYPICAL CHARACTERISTICS: SUPPLY CURRENT

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, using REG 103xA-A, unless otherwise noted.



Figure 13.



Figure 14.



Figure 15.

TYPICAL CHARACTERISTICS: ADC DIGITAL DECIMATION FILTER FREQUENCY RESPONSE

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, unless otherwise noted.



Figure 16.



Figure 17.



Figure 18.



Figure 19.

TYPICAL CHARACTERISTICS: ADC DIGITAL HIGH-PASS FILTER FREQUENCY RESPONSE

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, unless otherwise noted.



Figure 20.



Figure 21.

TYPICAL CHARACTERISTICS: ADC ANALOG ANTIALIASING FILTER FREQUENCY RESPONSE

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, unless otherwise noted.



Figure 22.



Figure 23.

TYPICAL CHARACTERISTICS: DAC DIGITAL INTERPOLATION FILTER FREQUENCY RESPONSE

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, unless otherwise noted.



Figure 24.



Figure 25.



Figure 26.

TYPICAL CHARACTERISTICS: DAC ANALOG FIR FILTER FREQUENCY RESPONSE

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, unless otherwise noted.



Figure 27.



Figure 28.

TYPICAL CHARACTERISTICS: DAC ANALOG LOW-PASS FILTER FREQUENCY RESPONSE

All specifications at T_A = +25°C, V_{BUS} = 5 V, f_S = 44.1 kHz, f_{in} = 1 kHz, 16-bit data, unless otherwise noted.



Figure 29.



Figure 30.

DETAILED DESCRIPTION

USB INTERFACE

Control data and audio data are transferred to the PCM2900B/2902B via D+ (pin 1) and D– (pin 2). All data to/from the PCM2900B/2902B are transferred at full speed. The device descriptor contains the information described in Table 3. The device descriptor can be modified on request; contact a Texas Instruments representative for details.

Table 3. Device Description

USB revision	2.0 compliant
Device class	0x00 (device-defined interface level)
Device subclass	0x00 (not specified)
Device protocol	0x00 (not specified)
Max packet size for end-point 0	8 bytes
Vendor ID	0x08BB (default value, can be modified)
Product ID	0x29B0 / 0x29B2 (default value, can be modified)
Device release number	1.0 (0x0100)
Number of configurations	1
Vendor strings	String #1 (see Table 5)
Product strings	String #2 (see Table 5)
Serial number	Not supported

The configuration descriptor contains the information described in Table 4. The configuration descriptor can be modified on request; contact a Texas Instruments representative for details.

Table 4. Configuration Descriptor

Interface	Four interfaces
Power attribute	0x80 (Bus powered, no remote wakeup)
Max power	0x32 (100 mA. Default value, can be modified)

The string descriptor contains the information described in Table 5. The string descriptor can be modified on request; contact a Texas Instruments representative for details.

Table 5. String Descriptor

#0	0x0409
#1	Burr-Brown from TI (default value, can be modified)
#2	USB Audio CODEC (default value, can be modified)

DEVICE CONFIGURATION

Figure 31 illustrates the USB audio function topology. The PCM2900B/2902B has four interfaces. Each interface consists of alternative settings.


End-Point #0
Default End-Point
End-Point #2
(IF #1)
Audio Streaming Interface
End-Point #4
(IF #2)
Audio Streaming Interface
End-Point #5
(IF #3)
HID Interface
FU
IT
TID1
UID3
OT
TID2
OT
TID5
IT
TID4
Analog Out
Analog In
Standard Audio Control Interface (IF #0)
PCM2900B/2902B
M0024-03

Figure 31. USB Audio Function Topology

Interface #0

Interface #0 is defined as the control interface. Alternative setting #0 is the only possible setting for interface #0. Alternative setting #0 describes the standard audio control interface. The audio control interface consists of a single terminal. The PCM2900B/2902B has the following five terminals:

- Input terminal (IT #1) for isochronous-out stream
- Output terminal (OT #2) for audio analog output
- Feature unit (FU #3) for DAC digital attenuator
- Input terminal (IT #4) for audio analog input
- Output terminal (OT #5) for isochronous-in stream

Input terminal #1 is defined as a *USB stream* (terminal type 0x0101). Input terminal #1 can accept two-channel audio streams consisting of left and right channels. Output terminal #2 is defined as a *speaker* (terminal type 0x0301). Input terminal #4 is defined as a *microphone* (terminal type 0x0201). Output terminal #5 is defined as a *USB stream* (terminal type 0x0101). Output terminal #5 can generate two-channel audio streams composed of left and right channel data. Feature unit #3 supports the following sound control features:

- Volume control
- Mute control

The built-in digital volume controller can be manipulated by an audio class specific request from 0 dB to –64 dB in 1-dB steps. Changes are made by incrementing or decrementing by one step (1 dB) for every $1/f_S$ time interval until the volume level has reached the requested value. Each channel can be set for different values. The master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital mute controller can be manipulated by an audio class specific request. A master mute control request is acceptable. A request to an individual channel is stalled and ignored.

Interface #1

Interface #1 is the audio streaming data-out interface. Interface #1 has five alternative settings listed in Table 6. Alternative setting #0 is the zero bandwidth setting. All other alternative settings are operational settings.

Table 6. Interface #1 Alternative Settings

ALTERNATIVE SETTING	DATA FORMAT			TRANSFER MODE	SAMPLING RATE (kHz)
00	Zero Bandwidth				
01	16-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
02	16-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48
03	8-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
04	8-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48

Interface #2

Interface #2 is the audio streaming data-in interface. Interface #2 has the 19 alternative settings listed in Table 7. Alternative setting #0 is the zero bandwidth setting. All other alternative settings are operational settings.

Table 7. Interface #2 Alternative Settings

ALTERNATIVE SETTING	DATA FORMAT			TRANSFER MODE	SAMPLING RATE (kHz)
00	Zero Bandwidth				
01	16-bit	Stereo	Twos complement (PCM)	Asynchronous	48
02	16-bit	Mono	Twos complement (PCM)	Asynchronous	48
03	16-bit	Stereo	Twos complement (PCM)	Asynchronous	44.1
04	16-bit	Mono	Twos complement (PCM)	Asynchronous	44.1
05	16-bit	Stereo	Twos complement (PCM)	Asynchronous	32
06	16-bit	Mono	Twos complement (PCM)	Asynchronous	32
07	16-bit	Stereo	Twos complement (PCM)	Asynchronous	22.05
08	16-bit	Mono	Twos complement (PCM)	Asynchronous	22.05
09	16-bit	Stereo	Twos complement (PCM)	Asynchronous	16
0A	16-bit	Mono	Twos complement (PCM)	Asynchronous	16
0B	8-bit	Stereo	Twos complement (PCM)	Asynchronous	16
0C	8-bit	Mono	Twos complement (PCM)	Asynchronous	16
0D	8-bit	Stereo	Twos complement (PCM)	Asynchronous	8
0E	8-bit	Mono	Twos complement (PCM)	Asynchronous	8
0F	16-bit	Stereo	Twos complement (PCM)	Synchronous	11.025
10	16-bit	Mono	Twos complement (PCM)	Synchronous	11.025
11	8-bit	Stereo	Twos complement (PCM)	Synchronous	11.025
12	8-bit	Mono	Twos complement (PCM)	Synchronous	11.025

Interface #3

Interface #3 is the interrupt data-in interface. Alternative setting #0 is the only possible setting for interface #3. Interface #3 consists of the HID consumer control device and reports the status of these three key parameters:

- Mute (0xE209)
- Volume up (0xE909)
- Volume down (0xEA09)

End-Points

The PCM2900B/2902B has the following four end-points:

- Control end-point (EP #0)
- Isochronous-out audio data stream end-point (EP #2)
- Isochronous-in audio data stream end-point (EP #4)
- HID end-point (EP #5)

The control end-point is a default end-point. The control end-point is used to control all functions of the PCM2900B/2902B by a standard USB request and an USB audio class specific request from the host. The isochronous-out audio data stream end-point is an audio sink end-point, which receives the PCM audio data. The isochronous-out audio data stream end-point accepts the adaptive transfer mode. The isochronous-in audio data stream end-point is an audio source end-point, which transmits the PCM audio data. The isochronous-in audio data stream end-point uses asynchronous transfer mode. The HID end-point is an interrupt-in end-point. HID end-point reports HID0, HID1, and HID2 pin status every 32 ms.

The human interface device (HID) pins are defined as consumer control devices. The HID function is designed as an independent end-point from both isochronous-in and -out end-points. Therefore, the result obtained from the HID operation depends on the host software. Typically, the HID function is used as the primary audio-out device.

Clock and Reset

The PCM2900B/2902B requires a 12-MHz (±500 ppm) clock for the USB and audio functions, which can be generated by a built-in crystal oscillator with a 12-MHz crystal resonator. The 12-MHz crystal resonator must be connected to XTI (pin 21) and XTO (pin 20) with one high (1-MΩ) resistor and two small capacitors, the capacitance of which depends on the load capacitance of the crystal resonator. The external clock can be supplied from XTI (pin 21). If the external clock is supplied, XTO (pin 20) must be left open. Because there is no clock-disabling signal, it is not recommended to use the external clock supply. $\overline{\text{SSPND}}$ (pin 28) is unable to use clock disabling.

The PCM2900B/2902B has an internal power-on reset circuit, which triggers automatically when V_{BUS} (pin 3) exceeds 2.5 V typical (2.7 V to 2.2 V). Approximately 700 µs is required until internal reset release.

Digital Audio Interface (PCM2902B)

The PCM2902B employs both S/PDIF input and output. Isochronous-out data from the host are encoded to the S/PDIF output and the DAC analog output. Input data are selected as either S/PDIF or ADC analog input. When the device detects an S/PDIF input and successfully locks the received data, the isochronous-in transfer data source is automatically selected from S/PDIF itself; otherwise, the data source is selected to ADC analog input.

This feature is a customer option. It is the responsibility of the user to implement this feature.

Supported Input/Output Data (PCM2902B)

The following data formats are accepted by the S/PDIF input and output. All other data formats are unable to use S/PDIF.

- 48-kHz 16-bit stereo
- 44.1-kHz 16-bit stereo
- 32-kHz 16-bit stereo

Any mismatch of the sampling rate between the input S/PDIF signal and the host command is not acceptable. Any mismatch of the data format between the input S/PDIF signal and the host command may cause unexpected results, with the following exceptions:

- Recording in monaural format from stereo data input at the same data rate
- Recording in 8-bit format from 16-bit data input at the same data rate

A combination of these two conditions is not acceptable.

For playback, all possible data rate sources are converted to 16-bit stereo format at the same source data rate.

Channel Status Information (PCM2902B)

The channel status information is fixed as consumer application, PCM mode, copyright, and digital/digital converter. All other bits are fixed as 0's except for the sample frequency, which is set automatically according to the data received through the USB.

Copyright Management (PCM2902B)

Isochronous-in data are affected by the serial copy management system (SCMS). When receiving digital audio data that are indicated as original data in the control bit, input digital audio data transfer to the host. If the data are indicated as first generation or higher, the transferred data are routed to the analog input.

Digital audio data output is always encoded as original with SCMS control.

INTERFACE SEQUENCE

Power On, Attach, and Playback Sequence

The PCM2900B/2902B is ready for setup when the reset sequence has finished and the USB bus is attached. After connection has been established by setup, the PCM2900B/2902B is ready to accept USB audio data. While waiting, the audio data (idle state) and analog output are set to bipolar zero (BPZ).

When receiving the audio data, the PCM2900B/2902B stores the first audio packet, which contains 1-ms audio data, into the internal storage buffer. The PCM2900B/2902B starts playing the audio data when detecting the next start of frame (SOF) packet, as illustrated in Figure 32.


V_BUS (Pin 3)
5 V (Typ)
2.5 V (Typ)
0 V
Bus Reset
Set Configuration
1st Audio Data
2nd Audio Data
Bus Idle
D+/D–
SOF
SOF
SOF
SSPND
V_OUT L
V_OUT R
BPZ
700 µs
Device Setup
1 ms
Internal Reset
Ready for Setup
Ready for Playback
T0055-02

Figure 32. Initial Sequence

Play, Stop, and Detach Sequence

When the host finishes or aborts playback, the PCM2900B/2902B stops playing after the last audio data have played, as shown in Figure 33.


V_BUS (Pin 3)
Audio Data
Audio Data
Last Audio Data
D+/D–
SOF
SOF
SOF
SOF
SOF
V_OUT L
V_OUT R
1 ms
Detach
T0056-02

Figure 33. Play, Stop, and Detach Sequence

Record Sequence

The PCM2900B/2902B starts the audio capture into the internal memory after receiving the SET_INTERFACE command, as shown in Figure 34.


SET_INTERFACE
IN Token
Audio Data
IN Token
Audio Data
IN Token
Audio Data
D+/D–
SOF
SOF
SOF
SOF
SOF
$V_{IN}L$
$V_{IN}R$
1 ms
T0259-01

Figure 34. Record Sequence

Suspend and Resume Sequence

The PCM2900B/2902B enters the suspend state after it sees a constant idle state on the USB bus (approximately 5 ms), as shown in Figure 35. While the PCM2900B/2902B enters the suspend state, $\overline{\text{SSPND}}$ flag (pin 28) is asserted. The PCM2900B/2902B wakes up immediately upon detecting a non-idle state on the USB bus.


Idle
D+/D–
$\overline{\text{SSPND}}$
Active
5 ms
Suspend
Active
T0057-02

Figure 35. Suspend and Resume Sequence

PCM2902B TYPICAL CIRCUIT CONNECTION 1

Figure 37 illustrates a typical circuit connection for a high-performance application. The circuit illustrated is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.


1.5 kΩ × 3
1.5 kΩ
PCM2902B
22 Ω
22 Ω
2.2 Ω
1 µF
D+
D–
V_BUS
GND
1 D+
2 D–
3 V_BUS
4 DGNDU
5 HID0
6 HID1
7 HID2
8 SEL0
9 SEL1
10 V_CCCI
11 AGNDC
12 V_INL
13 V_INR
14 V_COM
28 SSPND
27 V_DDI
26 DGND
25 DOUT
24 DIN
23 V_CCXI
22 AGNDX
21 XTI
20 XTO
19 V_CCP2I
18 AGNDP
17 V_CCP1I
16 V_OUTL
15 V_OUTR
C3
C4
1 MΩ
C5
C6
12 MHz
C7
C8
C11
C12
IC1
IN OUT GND ADJ EN
1 2 3 4 5
3.6 V–
3.85 V
D1
C1
C2
C13
C9
C10
27 kΩ
13 kΩ
MUTE/
Power
Down
LPF,
Amp
LPF,
Amp
S0264-04

NOTE: C_1, C_2: 10 µF

C_3, C_4, C_7, C_8, C_{13}: 1 µF (These capacitors must be less than 2 µF.)

C_5, C_6: 10 pF to 33 pF (depending on crystal resonator)

C_9, C_{10}, C_{11}, C_{12}: The capacitance may vary depending on design.

IC1: REG103xA-A (TI) or equivalent. Analog performance may vary depending on IC1.

D_1: Schottky barrier diode ($V_F \leq 350$ mV at 10 mA, $I_R \leq 2$ µA at 4 V)

Figure 37. Bus-Powered Configuration for High-Performance Application

PCM2900B TYPICAL CIRCUIT CONNECTION 2

Figure 38 illustrates a typical circuit connection for a simple application. The circuit illustrated is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.


1.5 kΩ × 4
PCM2900B
22 Ω
22 Ω
2.2 Ω
1 µF
D+
D–
V_BUS
GND
1 D+
2 D–
3 V_BUS
4 DGNDU
5 HID0
6 HID1
7 HID2
8 SEL0
9 SEL1
10 V_CCCI
11 AGNDC
12 V_IN L
13 V_IN R
14 V_COM
28 SSPND
27 V_DDI
26 DGND
25 TEST1
24 TEST0
23 V_CCXI
22 AGNDX
21 XTI
20 XTO
19 V_CCP2I
18 AGNDP
17 V_CCP1I
16 V_OUT L
15 V_OUT R
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
1 MΩ
12 MHz
MUTE/
Power
Down
LPF,
Amp
LPF,
Amp
S0265-03

NOTE: C_1, C_2: 10 µF
C_3, C_4, C_7, C_8: 1 µF (These capacitors must be less than 2 µF.)
C_5, C_6: 10 pF to 33 pF (depending on crystal resonator)
C_9, C_{10}, C_{11}, C_{12}: The capacitance may vary depending on design.
In this case, the analog performance of the ADC may be degraded.

Figure 38. Bus-Powered Configuration

PCM2902B TYPICAL CIRCUIT CONNECTION 2

Figure 39 illustrates a typical circuit connection for a simple application. The circuit illustrated is for information only. The emtire board design should be considered to meet the USB specification as a USB-compliant product.


1.5 kΩ × 4
PCM2902B
22 Ω
22 Ω
2.2 Ω
1 μF
D+
D–
VBUS
GND
1 D+
2 D–
3 VBUS
4 DGNDU
5 HID0
6 HID1
7 HID2
8 SEL0
9 SEL1
10 VCCCI
11 AGNDC
12 VINL
13 VINR
14 VCOM
SSPND 28
VDDI 27
DGND 26
DOUT 25
DIN 24
VCCXI 23
AGNDX 22
XTI 21
XTO 20
VCCP2I 19
AGNDP 18
VCCP1I 17
VOUTL 16
VOUTR 15
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
1 MΩ
12 MHz
MUTE/ Power Down
LPF, Amp
LPF, Amp
S0265-04

NOTE: C_1, C_2: 10 μF

C_3, C_4, C_7, C_8: 1 μF (These capacitors must be less than 2 μF.)

C_5, C_6: 10 pF to 33 pF (depending on crystal resonator)

C_9, C_{10}, C_{11}, C_{12}: The capacitance may vary depending on design.
In this case, the analog performance of the ADC may be degraded.

Figure 39. Bus-Powered Configuration

OPERATING ENVIRONMENT

For current information on the PCM2900B/2902B operating environment, see the *Updated Operating Environments for PCM270X, PCM290X Applications* application report, SLAA374.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
PCM2900BDB	NRND	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2900B	
PCM2900BDBR	NRND	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2900B	
PCM2902BDB	NRND	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2902B	
PCM2902BDBR	NRND	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2902B	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE

28 PINS SHOWN


0,65
0,38
0,22
0,15 Ⓜ
28
15
1
14
5,60
5,00
8,20
7,40
A
0,25
0,09
Gage Plane
0,25
0°–8°
0,95
0,55
2,00 MAX
0,05 MIN
Seating Plane
0,10

PINS ** / DIM	14	16	20	24	28	30	38
A MAX	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	5,90	5,90	6,90	7,90	9,90	9,90	12,30

4040065 /E 12/01

NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

AMEYA360

Components Supply Platform

Authorized Distribution Brand :

Website :

Welcome to visit www.ameya360.com

Contact Us :

➢ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➢ Sales :

Direct	+86 (21) 6401-6692
Email	amall@ameya360.com
QQ	800077892
Skype	ameyasales1 ameyasales2

➢ Customer Service :

Email	service@ameya360.com

➢ Partnership :

Tel	+86 (21) 64016692-8333
Email	mkt@ameya360.com