

ADS78/8505EVM User's Guide

Contents

1	Introduction	1
2	Analog Interface	2
3	Digital Interface	2
4	Power Supplies	4
5	EVM Operation.....	5
6	EVM Bill of Materials and Schematic	6
7	Related Documentation from Texas Instruments.....	7

List of Tables

1	Pinout of the Analog Input Connector, J1	2
2	Pinout of the Digital Control Connector, J5.....	3
3	Pinout of the Power Supply Connector, J3.....	4
4	Factory Default Jumper Locations.....	5
5	Bill of Materials.....	6
6	EVM Compatible Device Data Sheets, Users Guides and Additional Resources	7

1 Introduction

The ADS7805 and ADS8505 are complete 16-bit analog-to-digital (A/D) using state-of-the-art CMOS structures. They contain a complete 16-bit, capacitor-based, successive approximation register (SAR) A/D with sample-and-hold, reference, internal conversion clock, and a parallel data interface with 3-state output drivers.

The evaluation module (EVM) is available with either the ADS7805 or ADS8505 installed. The EVM can also accommodate the 12-bit ADS7804 simply removing and replacing the installed device. Samples of the ADS7804 can be obtained through the sample program at Texas Instruments. See the ADS7804 Product Folder for details.

1.1 Features

- Full-Featured Evaluation Board for the ADS7804, ADS7805 or ADS8505, parallel Analog to Digital Converters
- Industry Standard ± 10 V Analog Input Range
- Built in reference
- Parallel Interface with 3-state output drivers
- Compatible with the 5-6K Interface Board for use with a variety of DSP Starter Kits as well as the HPA449 from SoftBaugh, Inc. (www.softbaugh.com).
- Field Programmable Gate Array (FPGA) users can evaluate the ADS78/8505EVM by obtaining the Texas Instruments Analog Adapter Kit from Avnet Design Services (www.em.avnet.com).

2 Analog Interface

For maximum flexibility, the ADS78/8505EVM is designed for easy interfacing to multiple analog sources. Samtec part numbers SSW-110-22-F-D-VS-K and TSM-110-01-T-DV-P provide a convenient ten-pin dual row header/socket combination at J1. This header/socket provides access to the analog input pins of the ADC. Please consult Samtec at www.samtec.com or call 1-800-SAMTEC-9 for a variety of mating connector options. [Table 1](#) shows the pin out of the analog input connector, J1.

Table 1. Pinout of the Analog Input Connector, J1

Pin Number	Signal	Description
J1.2 thru J1.16 (even)	Analog Input	To accommodate EVM Stacking using the SN74AHC138 address decoder, J1 feeds jumper W1. Up to four converters can be used at the same time.
J1.20	REF(+) _J	External reference source input, accessible through W4.
J1.15	REFOUT	Optional connection via W4. Provides external AFE circuitry with REFOUT bias voltage.
J1.1- J1.19 (odd)	AGND	Analog ground connections. Note J1.15 is used for REFOUT connections to external AFE circuitry.

The analog front-end (AFE) circuitry found on the EVM consists of a simple RC filter. When used in combination with the 5-6K Interface Board, the circuits found on both DAP Signal Conditioning Boards (see [SLAU105](#)) provide the level shifting and amplifier configurations to realize single ended or bi-polar mode operation of the analog-to-digital converter installed on the EVM.

2.1 Optional Amplifier Input

Jumper W6 provides access to an optional amplifier/buffer circuit on the front end of the data converter. Component U8 can be installed at the user's option with any standard 8 pin SOIC single amplifier component. The amplifier circuit is connected to the $\pm VA$ terminals for split supply operation. If single supply amplifiers are used, the $-VA$ (J3 pin 2) can be tied to analog ground (J3 pin 6). The footprint for common 4mm trim pots (see component R7) is provided as an offset adjustment for precision amplifiers such as the OPA228. When used in conjunction with the 5-6K Interface Board, please be aware that the $-VA$ supply is common to all power connectors (JP1 through JP6). Shorting the $-VA$ supply to ground on the ADS78/8505EVM is possible only if it is not used elsewhere on the interface board.

3 Digital Interface

The active low \overline{CS} pin is connected to W8. This pin can be controlled through the SN74AHC138 address decoder at U5. For standalone operation, a 10K resistor to ground on the \overline{CS} pin is provided. Completely removing the shunt at W8 ensures this pin is held low.

The converted data output from the ADC is applied to U3, an SN74ALVCH16245. This 16-bit wide buffer can be configured for 3.3 or 5.0V systems by providing the device with the appropriate IO voltage via W3 (see EVM silkscreen and schematic for details). The SN74ALVCH16245 features 5V tolerant inputs, making it an ideal level shifting buffer for 3V processors. The entire 16 bit data output is presented to J4 pins 1-31 (odd). J4 is a header/socket combination which acts as a pass through connector for easy data monitoring and/or board stacking when multiple devices share the data bus.

The \overline{BUSY} signal is fed through a single gate buffer, an SN74AHC1G125, which is also supplied by the IO voltage selected at W3. The \overline{BUSY} signal can be used as an interrupt source to the host processor, indicating the converted data is ready to be accessed through the parallel data buffer. The remaining digital control lines are discussed in the following section.

3.1 Digital Control via J5, U4 and U6

J5 provides the parallel data bus control signals used on the various interface boards mentioned at the beginning of this document. Two single "OR" gates (U4 and U6 - SN74AHC1G32) are provided to allow several methods of accessing the converted analog signal.

U4 in conjunction with three pin jumper W5 (shunt pins 1-2) allows the user to write a conversion command to the R/C pin of the data converter. When a valid chip select signal is applied to the ADC's \overline{CS} pin, the host processors write strobe ($\overline{WR}/(R/W)$) can be used to initiate a conversion cycle. This function can be bypassed by placing a shunt jumper on J5 pins 3-4. For stand alone operation, the \overline{CS} pin can be held low by removing the shunt at W8 and applying the R/C strobe to J5, pin 17. The shunt on W5 needs to be moved to cover pins 2-3 in this case. The signal on J5 pin 17 connects to one of the timer outputs of the host DSP when this EVM is used with the 5-6K Interface Board. DSK users could set a periodic function in the DSP to initiate the conversion cycle if desired.

U6 in conjunction with U3 (an SN74ALVCH16245) provides a means to isolate the ADC from the external data bus. When a valid chip select is applied to the ADC, the host processors read strobe (\overline{RD}) enables the outputs of the data buffer. This function can be bypassed by placing a shunt jumper on J5 pins 5-6.

Table 2. Pinnout of the Digital Control Connector, J5

Pin	Signal / Function
1	DC_CSx - EVM Address Decoder Enable. Can be tied low by placing a shunt on J5 pins 1-2.
3	$\overline{WR}/(R/W)$ - Host processor active low write strobe
5	\overline{RD} - Host processor active low read strobe
7	EVM_A0 - used in conjunction with EVM_A1 and EVM_A2 to determine the ADC address on the data bus.
9	EVM_A1 - used in conjunction with EVM_A0 and EVM_A2 to determine the ADC address on the data bus.
11	EVM_A2 - used in conjunction with EVM_A0 and EVM_A1 to determine the ADC address on the data bus.
13	EVM_A3 - connects to the G1 enable of the address decoder U5. This pin must be high for address decoding operations.
15	EVM_A4 - can be used to control BYTE mode data access
17	TOUT - When W5 is shunted pins 2-3, the signal applied to this pin can be used to initiate a conversion if the ADC has been properly chip selected.
19	\overline{INTB} - the buffered BUSY signal output of the ADC. Can provide the host processor with an interrupt source.
2-20 (even)	Digital Ground

3.2 Additional Digital Control and Monitoring

Jumper W2 is provided along with a 10 k Ω resistor (R5) allowing the data converter installed at position U1 to operate in BYTE mode. BYTE access requires two read accesses to the ADC in order to get the full 16-bit data output, once with BYTE high and again with BYTE low. When BYTE is low (default, W2 installed) the data is presented with the LS Byte on pins 22-15 and the MS Byte on pins 13-6. When BYTE is high, the LS Byte and MS Byte swap. An eight bit processor can be configured to take LS or MS data first using either side of the chip, simplifying board layout.

The digital control lines and parallel data bus can be monitored directly from J5 and J4. Each of these connectors provides a complementary digital ground pin and can easily accomodate logic analysers or oscilloscopes. Test points 1 through 4 provide access to analog and digital ground as well as the applied power supply voltages. Test point 5 can be used to monitor the reference voltage.

4 Power Supplies

The ADS78/8505EVM board requires +5V DC for both the analog and digital sections of the ADC. Power to the ADC is sourced from J3 pin 3 and pin 10 (+5VA and +5VD - see table below). The digital I/O voltage can be set for +3.3V or +5.0V depending on the needs of the host processor driving the ADC.

Note:
VDIG must be less than or equal to VANA.

Table 3 shows the pin out of J3:

Table 3. Pinout of the Power Supply Connector, J3

Signal	Pin Number		Signal
+VA	1	2	-VA
+5VA	3	4	Unused
DGND	5	6	AGND
Unused	7	8	Unused
+3.3VD	9	10	+5VD

The EVM is configured with two small LC filters that take the voltage applied to J3 pin 3 and splits it into +5VA and +5VD nodes. For stand alone operation, power sources can be applied via various test points located on the EVM (VANA to TP2 and VDIG to TP4) provided that inductor L2 is removed. Refer to the schematic at the end of this document for details.

The optional amplifier located at position U8 (user supplied) can be powered through J3 pins 1 and 2. See the earlier discussion about the power supply restrictions in section 1.2 of this manual.

Note:
While filters are provided for all power supply inputs, optimal performance of the EVM requires a clean, well-regulated power source.

4.1 Reference Voltage control via W4

The ADS78/8505 is normally configured to use its internal reference. Jumper W4 provides various options to allow the EVM user to send the reference voltage off board to external amplifier circuits (W4 pins 7-8, default state). An external reference source applied to J1 pin 20 can be sent to the ADC by moving the shunt at W4 to pins 1-2. An on board trim pot is provided at R8, and can be used with a shunt jumper placed on W6 pins 3-4. Finally, an on-board fixed 2.5V reference from U2 (REF3125) can be applied to the ADC by moving the shunt at W4 to cover pins 5-6.

5 EVM Operation

The maximum analog input swing is +/-10Vpp. Offset trim can be accomplished on board via R3. Single amplifier U8 in an industry standard SOIC 8 package can be installed to do on board signal conditioning if desired. Please refer to Section 12 of Op Amps for Everyone (Doc. No. SLOD006) for information on various circuit applications.

Once power is applied to the EVM, the analog input source can be connected directly to J1 (top or bottom side) or through optional amplifier and signal conditioning modules using the 5-6K Interface Board or HPA449. Jumper W1 allows the EVM user to choose which analog signal applied to J1 is directed to the input of the ADC, providing the ability to stack up to four ADS78/8505EVM's using the address decoder found at U5.

The digital control signals can be applied directly to J5 (top or bottom side). The ADS78/8505EVM can also be connected directly to the 5-6K Interface Board for use with a variety of C5000 and C6000 series DSP Starter Kits (DSK). The analog and digital input connectors are designed to allow pattern generators and/or logic analyzers to be connected to the EVM using standard ribbon type cables on 0.1" centers.

No specific evaluation software is provided with this EVM, however, code examples are available that show how to use this EVM with a variety of digital signal processors from Texas Instruments Incorporated. Check the product folders or send e-mail to dataconvapps@list.ti.com for a listing of available code examples. The EVM Gerber files are available on request.

Table 4 shows the factory default jumper locations for the ADS78/8505EVM.

Table 4. Factory Default Jumper Locations

Jumper	Function	Default Condition
W1	Controls application of the applied analog signal to VIN	1–2
W2	Controls the state of BYTE	Closed
W3	Controls application of the VIO (3.3 (default) or 5V)	1–2
W4	Controls the application of the reference voltage	7–8
W5	Controls the source of the conversion start signal applied to the ADC's R/C pin	1–2
W6	Controls the application of optional signal conditioning circuitry	1–2
W7	Controls the application of the voltage at the CAP pin or offset trim through R3 to 33.2 kΩ resistor R4.	1–2
W8	Determines which decoded address the ADC will respond to.	1–2


6 EVM Bill of Materials and Schematic

Table 5 contains a complete Bill of Materials for the ADS78/8505EVM. The schematic diagram is also provided for reference.

Table 5. Bill of Materials

Designators	Description	Manufacturer	Mfg. Part Number
C1 C3 C5 C8 C9 C10 C15 C19 C18 C27	0.1uF Ceramic, 0805, X7R, 25V	TDK	C2012X7R1E104K
C2 C12 C20 C21	0.01uF Ceramic, 0805, X7R, 50V	TDK	C2012X7R1H103K
C4 C6 C25	10uF Tantalum, A case, 10V	Panasonic	ECS-T1AY106R
C7 C16	2.2uF Ceramic, 0805, X5R, 10V	TDK	C2012X5R1A225K
C11 C13 C22	10uF Ceramic, 0805, X5R, 10V	Murata	GRM21BR61A106KE19L
C14	0.47uF Ceramic, 0805, X7R, 16V	TDK	C2012X7R1C474K
C17	2.2nF Ceramic, 0805, X7R, 50V	TDK	C2012X7R1H223K
C26 C28	100 pF Ceramic, C0G, 50V	TDK	C2012C0G1H101K
J1 J2 J5 (top side)	10 pin, dual row, SMTheader (20 pos.)	Samtec	TSM-110-01-T-DV-P
J1 J2 J5 (bottom side)	10 pin, dual row, SMT socket (20 pos.)	Samtec	SSW-110-22-F-D-VS-K
J3 (top side)	5 pin, dual row, SMT header (10 Pos.)	Samtec	TSM-105-01-T-DV-P
J3 (bottom side)	5 pin, dual row, SMT socket (10 Pos.)	Samtec	SSW-105-22-F-D-VS-K
J4 (top side)	16 Pin, Dual Row, SMT Header (32 Pos.)	Samtec	TSM-116-01-T-DV-P
J4 (bottom side)	16 Pin, Dual Row, SMT socket (32 Pos.)	Samtec	SSW-116-22-F-D-VS-K
L1 L2	15 μ H inductor, SMT, 1608 series	Inductors, Inc.	CTDS1608C-153
R1 R5	10 k Ω , 0805, 5%	Yageo America	9C08052A1002JLHFT
R2	33 Ω , 0805, 5%	Yageo America	9C08052A33R0JLHFT
R3 R6	50 k Ω , SMT Trim Pot, 4 mm	Bourns	3214W-1-503E
R4	33.2 k Ω , 0805, 1%	Yageo America	9C08052A3322FKHFT
R8	576 k Ω , 0805, 1%	Yageo America	9C08052A5763FKHFT
R9	0 Ω , 0805, 5%	Yageo America	9C08052A0R00JLHFT
R10, R11	200 Ω , 0805, 1%	Yageo America	9C08052A1002JLHFT
TP2 TP4 TP5	Red test point loop	Keystone	5000
TP1 TP3	Black test point loop	Keystone	5001
U1	ADS7805 or ADS8505	TI	ADS7805U or ADS8505U
U2	REF3125	TI	REF3125AIDBZT
U3	SN74ALVCH15245	TI	SN74ALVCH15245DL
U4 U6	SN74AHC1G32	TI	SN74AHC1G32DBVT
U5	SN74AHC138	TI	SN74AHC138D
U7	OPA353	TI	OPA353NA
U8	Not Installed	TI	Single Op Amp - SOIC
W1	8 pin , dual row, 2 mm header (16 pos)	Samtec	TMM-108-02-L-D
W2	2 pin , 0.1" header	Samtec	TSW-102-07-L-S
W3 W5 W6 W7	3 pin , 0.1" header	Samtec	TSW-103-07-L-S
W4	4 Pin, dual row header (8 pos)	Samtec	TSW-104-07-L-D
W8	3 pin, dual row, TH header (6 pos.)	Samtec	TSW-103-07-L-D

Revision History		
REV	ECN Number	Approved
A	Initial Release	TH



12500 TI Blvd. Dallas, Texas 75243

Title: ADS7805/8505 Evaluation Module Schematic

Drawn By: Tom Hendrick	SIZE: B	DATE: 22-Nov-2004	REV: A
Engineer: Tom Hendrick	FILE: EDGE #6465116	SHEET: 1	OF: 1

7 Related Documentation from Texas Instruments

Table 6. EVM Compatible Device Data Sheets, Users Guides and Additional Resources

Data Sheet	Literature Number
ADS7804	SBAS019
ADS7805	SBAS020
ADS8505	SLAS180
Users Guides	Literature Number
5-6K Interface Board	SLAU104
DAP Signal Conditioning Boards	SLAU105
Additional Resources	Literature Number
Op Amps for Everyone	SLOD006
Controlling the ADS7805 With TMS320 Series DSPs	SLAA229

FCC Warnings

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. **THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.**

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of -10 V to +10 V and the output voltage range of 0 V to 5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 30°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2004, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype [ameyasales1](#) [ameyasales2](#)

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com