2 A Single Load Switch for Low Voltage Rail

The NCP456R and NCP457 are power load switch with very low Ron NMOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, thanks to a best in class current consumption optimization with NMOS structure, leakage currents are drastically decreased. Offering optimized leakages isolation on the ICs connected on the battery.

Output discharge path is proposed, in the NCP457 version, to eliminate residual voltages on the external components connected on output pin.

Reverse voltage protection, from OUT to IN is offered in the NCP456R version.

Proposed in wide input voltage range from 0.75~V to 5.5~V, and a very small CSP6 0.85~x $1.25~mm^2$.

Features

- 0.75 V − 5.5 V Operating Range
- 24 mΩ N MOSFET
- Vbias Rail Input
- DC Current up to 2 A
- Output Auto-discharge Option
- Reverse Blocking Option
- Active High EN Pin
- CSP6, 0.85 x 1.25 mm², Pitch 0.4 mm
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Notebooks
- Tablets
- Wireless
- Mobile Phones
- Digital Cameras



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



WLCSP6, 1.25x0.85 CASE 567GZ




A = Assembly Location

Y = Year

W = Work Week

PIN CONNECTIONS



Top View

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 12 of this data sheet.




Figure 1. Typical Application Schematic




Figure 2. Application Schematic with Vbias Connected to IN and No Gate Delay

PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description	
EN	A1	INPUT	Enable input, logic high turns on power switch .	
IN	B1	POWER	Load-switch input pin.	
VBIAS	C1	POWER	External supply voltage input.	
GATE	A2	INPUT	OUT pin slew rate control (t _{rise}).	
OUT	B2	POWER	Load-switch output pin.	
GND	C2	POWER	Ground connection.	

BLOCK DIAGRAMS




Figure 3. NCP456R Block Diagram - NCP456R Version




Figure 4. NCP457 Block Diagram - NCP457 Version

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IN, OUT, EN, VBIAS, GATE Pins: (Note 1)	V _{EN} , V _{IN} , V _{OUT} , V _{BIAS} , V _{GATE}	-0.3 to + 6.5	V
From IN to OUT Pins: Input/Output (Note 1) NCP457	V _{IN,} V _{OUT}	0 to + 6.5	V
From IN to OUT Pins: Input/Output (Note 1) NCP456R	V _{IN,} V _{OUT}	±6.5	V
Human Body Model (HBM) ESD Rating are (Note 2)	ESD HBM	2000	V
Machine Model (MM) ESD Rating are (Note 2)	ESD MM	200	V
Latch-up Protection (Note 3) Pins IN, OUT, EN, VBIAS and GATE	LU	100	mA
Maximum Junction Temperature	T _J	-40 to + 125	°C
Storage Temperature Range	T _{STG}	-40 to + 150	°C
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. According to JEDEC standard JESD22-A108.
- 2. This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114 for all pins. Machine Model (MM) ±250 V per JEDEC standard: JESD22–A115 for all pins.
- 3. Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
- 4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN}	Operational Power Supply		0.75		5.5	V
V _{EN}	Enable Voltage		0		5.5	V
V _{BIAS}	Bias voltage (V _{BIAS} ≥ best of V _{IN} , V _{out})		1.2		5.5	V
T _A	Ambient Temperature Range		-40	25	+85	°C
C _{IN}	Decoupling input capacitor		100			nF
C _{OUT}	Decoupling output capacitor		100			nF
$R_{ heta JA}$	Thermal Resistance Junction to Air	CSP6 (Note 5)		100		°C/W
I _{OUT}	Maximum DC current				2	Α
P_{D}	Power Dissipation Rating	(Note 6)		0.2		W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 5. The $R_{\theta JA}$ is dependent of the PCB heat dissipation and thermal via.
- 6. The maximum power dissipation (PD) is given by the following formula:

$$P_{D} = \frac{T_{JMAX} - T_{A}}{R_{\theta JA}}$$

 $\textbf{ELECTRICAL CHARACTERISTICS} \ \text{Min \& Max Limits apply for T}_{A} \ \text{between } -40^{\circ}\text{C to } +85^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C to } +20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{V to } -20^{\circ}\text{C for V}_{IN \ and \ V}_{BIAS} \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C for V}_{IN \ and \ V}_{BIAS} \ \text{between } 0.75 \ \text{C fo$ 5.5 V (Unless otherwise noted). Typical values are referenced to $T_A = +25$ °C, $V_{IN} = 3.3$ V and $V_{BIAS} = 5$ V (Unless otherwise noted).

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
POWER S	WITCH					•	•
			T _A = 25 °C		24	33	mΩ
		$V_{IN} = V_{BIAS} = 5.5 V$	T _J = 125°C			39	
		V _{IN} = V _{BIAS} = 3.3 V	T _A = 25°C		24	33	1
			T _J = 125°C			39	
		V V 40V	T _A = 25°C		25	34	
		$V_{IN} = V_{BIAS} = 1.8 \text{ V}$	T _J = 125°C			40	
В	Static drain- source on-state	V V 45V	T _A = 25°C		26	35	
R _{DS(on)}	resistance for each rail	$V_{IN} = V_{BIAS} = 1.5 \text{ V}$	T _J = 125°C			41	- mΩ - -
	odon raii	V V 42V	T _A = 25°C		28	40	
		$V_{IN} = V_{BIAS} = 1.2 V$	T _J = 125°C			42	
		$V_{IN} = 1.0 \text{ V.}$ $V_{BIAS} = 1.2 \text{ V}$ $V_{IN} = 0.8 \text{ V,}$	T _A = 25°C		30	40	
			T _J = 125°C			42	
			T _A = 25°C		35	45	
		V _{BIAS} = 1.2 V	T _J = 125°C			50	
R _{DIS}	Output discharge path		EN = low, NCP457		220		Ω
TIMINGS							
			No cap on GATE pin		0.11		
T_{R}	Output rise time		Gate capacitor = 1 nF		1.4		ms
			Gate capacitor = 10 nF		15.7		
T _F	Output fall time		C_{LOAD} = 1 μ F, R_{LOAD} = 25 Ω (Note 8)		50		μs
T _{en}	Enable time	V _{IN} = 5 V	From EN low to high to V _{out} = 10% of fully on– NCP456R. 10 nF gate capacitor		3		ms
			From EN low to high to V _{out} = 10% of fully on– NCP456R. 1 nF gate capacitor		300		μs
					From EN low to high to V _{out} = 10% of fully on– NCP456R. Without gate capacitor		51

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground 8. Guaranteed by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_A between -40° C to $+85^{\circ}$ C for V_{IN} and V_{BIAS} between 0.75 V to 5.5 V (Unless otherwise noted). Typical values are referenced to $T_A = +25^{\circ}$ C, $V_{IN} = 3.3$ V and $V_{BIAS} = 5$ V (Unless otherwise noted).

Symbol	Parameter	Conditions			Тур	Max	Unit	
TIMINGS					•	•		
			No cap on GATE pin		0.1	0.3		
T_{R}	Output rise time		Gate capacitor = 1 nF		1		ms	
			Gate capacitor = 10 nF		11		1	
T _F	Output fall time		$C_{LOAD} = 1 \mu F, R_{LOAD} = 25 \Omega$ (Note 8)		60	120	μs	
		$V_{IN} = 3.3 \text{ V}$	From EN low to high to V _{out} = 10% of fully on– NCP456R. 10 nF Gate capacitor.		2.4		ms	
T _{en}	Enable time		From EN low to high to V _{out} = 10% of fully on– NCP456R. 1 nF Gate capacitor.		230		μs	
			From EN low to high to V _{out} = 10% of fully on– NCP456R. Without gate capacitor		50	120	μs	
			No cap on GATE pin		0.06			
T_R	Output rise time	Output rise time		Gate capacitor = 1 nF		0.6		ms
			Gate capacitor = 10 nF		6		1	
T _F	Output fall time		C_{LOAD} = 1 μF, R_{LOAD} = 25 Ω (Note 8)		35		μS	
	Enable time		V _{IN} = 1.8 V	From EN low to high to V _{out} = 10% of fully on– 10 nF Gate capacitor		1.8		ms
T _{en}				From EN low to high to V _{out} = 10% of fully on– 1 nF Gate capacitor		180		μs
			From EN low to high to V _{out} = 10% of fully on– NCP456R. Without gate capacitor		42		μs	
		No cap o	No cap on GATE pin		0.04			
T_{R}	Output rise time		Gate capacitor = 1 nF		0.35		ms	
			Gate capacitor = 10 nF		3.5		1	
T _F	Output fall time	V _{IN} = 1 V	C_{LOAD} = 1 μ F, R_{LOAD} = 25 Ω (Note 8)		20		μs	
T	Frankla tire		From EN low to high to V _{out} = 10% of fully on– NCP456R. 1 nF gate capacitor		140		μs	
T _{en}	Enable time		From EN low to high to V _{out} = 10% of fully on– NCP456R. Without gate capacitor		40		μs	
OGIC								
V_{IH}	High-level input voltage			0.9			V	
V _{IL}	Low-level input voltage					0.4	٧	
R _{EN}	Pull down resistor			3		7	МΩ	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground
 Guaranteed by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_A between -40° C to $+85^{\circ}$ C for $V_{IN~and}~V_{BIAS}$ between 0.75 V to 5.5 V (Unless otherwise noted). Typical values are referenced to $T_A = +25^{\circ}$ C, $V_{IN} = 3.3$ V and $V_{BIAS} = 5$ V (Unless otherwise noted).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
REVERSE	CURRENT BLOCKING	;	•			
V _{rev_thr}	Reverse threshold	V_{out} – V_{in}		32		mV
V _{rev_hyst}	Reverse threshold hysteresis			50		mV
T _{rev}	Reverse comparator response time	V_{out} - V_{in} > V_{rev_thr}		2.5		μS
QUIESCEN	IT CURRENT- NCP450	6R				
I _{VBIAS}	Bias current for charge pump	V _{BIAS} = 3.3 V, EN = high		1.5	6	μΑ
I _{IN}	IN Current con- sumption	EN = high		0.01	0.3	μΑ
I _{STB}	Standby current IN	EN = low, IN standby current, V _{IN} = 3.3 V		0.01	0.3	μΑ
I _{STDVbias}	Standby current V _{BIAS}	V _{BIAS} = 3.3 V EN = low		0.4	2	μΑ
I _{out_leak}	Output leakage current	IN connected to GND, V _{OUT} = 5 V		0.01	0.5	μΑ
QUIESCEN	T CURRENT- NCP45	7				
I _{VBIAS}	Bias current for charge pump	V _{BIAS} = 3.3 V, EN = high		1.3	5	μА
IQ	IN Current con- sumption	EN = high		0.01	0.3	μΑ
I _{STB}	Standby current IN	EN = low, IN standby current, V_{IN} = 3.3 V		0.01	1.6	μΑ
I _{STDVbias}	Standby current V _{BIAS}	V _{BIAS} = 3.3 V EN = low		0.4	2	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground 8. Guaranteed by design and characterization, not production tested.

TIMINGS




Figure 5. Enable, Rise and Fall Time

TYPICAL CHARACTERISTICS




Figure 6. R_{DS(on)} versus V_{in}, Room Temperature, Vbias 5 V




Figure 7. $R_{DS(on)}$ versus V_{in} , Room Temperature, Vbias Connected to V_{in}

FUNCTIONAL DESCRIPTION

Overview

The NCP456R and NCP457 are high side N Channel MOSFET power distribution switch designed to isolate ICs connected on the battery or DCDC supplies in order to save energy. The part can be used with a wide range of supply from 0.75 V to 5.5 V.

Enable input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing NMOS switch off.

The IN/OUT path is activated with a minimum of V_{BIAS} \geq best of V_{IN} , V_{OUT} = 0.75 V and EN forced to high level.

Auto Discharge (Optional - NCP457)

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and $V_{BIAS} > 0.75$ V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at 220 Ω .

V_{BIAS} Rail

The core of the IC is supplied due to V_{BIAS} supply rail (common +5 V, 3.3 V, 1.8 V, 1.2 V ...etc). Indeed, no current consumption is used on IN pin, allowing to improve power saving of the rail that must be isolated by the power switch.

If Vbias rail is not available or used, Vbias pin and Vin pin can be connected togheter as close as possible the DUT.

Output Rise Time - Gate Control

The NMOS is control with internal charge pump and driver. A minimum gate slew rate is internally set to avoid huge inrush current when EN is set from low to high. The default gate slew rate depends on Vin level. The higher Vin level, the longer rise time.

In addition, an external capacitor can be connected between Gate pin and GND in order to slow down the gate rising. See electrical table for more details.

Cin and Cout Capacitors

100~nF external capacitors must be connected as close as possible the DUT for noise immunity and better stability. In case of input hot plug (input voltage connected with fast slew rate – few μs – it's strongly recommended to avoid big capacitor connected on the input. That allows to avoid input over voltage transients.

Reverse Blocking Control (Optional NCP456R)

A reverse blocking control circuitry is embedded to eliminate leakages from OUT to IN in case of Vout>Vin.

A comparator measures the dropout voltage on the switch between OUT and IN and turn off the NMOS if this voltage exceeds specified reverse voltage. This comparator is available whatever the EN pin level.

APPLICATION INFORMATION

Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$P_D = R_{DS(on)} \times (I_{out})^2$$
 (eq. 1)

 P_D = Power dissipation (W)

 $R_{DS(on)}$ = Power MOSFET on resistance (Ω)

 I_{out} = Output current (A)

 $T_{J} = R_{D} \times R_{\theta JA} + T_{A}$ (eq. 2)

 T_{I} = Junction temperature (°C)

 $R_{\theta JA}$ = Package thermal resistance (°C/W)

 T_A = Ambient temperature (°C)

Demoboard

The NCP456R and NCP457 integrate a 2 A rated NMOS FET, and the PCB rules must be respected to properly evacuate the heat out of the silicon.

The package is a CSP and due to the low thermal resistance of the silicon, all the balls can be used to improved power dissipation. Indeed, even if the power crosses the IN / OUT pins only, all the balls around this power area should be connected to the larger PCB area.

In the below PCB example (application demonstration board), all the PCB areas connected to 6 balls are enlarged. In addition vias are connected to bottom side with exactly same form factor of the other PCB side.

Additional improvements can be done also by using more copper thickness and the thinner epoxy as possible.




Figure 8. PCB Top View





Figure 9. PCB Bottom View



BILL OF MATERIAL

Quantity	Reference schem	Part description	Part number	Manufacturer
2	IN, OUT	Socket, 4mm, metal, PK5	B010	HIRSCHMANN
4	IN_2, OUT_2, VBIAS, EN	HEADER200	2.54 mm, 77313-101-06LF	FC
1	J9 (Bat)	HEADER200-2	2.54 mm, 77313-101-06LF	FC
3	C1, C2, C4	1uF	GRM155R70J105KA12#	Murata
1	C3	1nF, Not mounted	GRM188R60J102ME47#	Murata
1	D1, D2	TVS	ESD9x	ON semiconductor
2	GND2,GND	GND JUMPER	D3082F05	Harvin
2	R2, R3	Resistor 100k 0603	MC 0.063 0603 1% 100K	MULTICOMP
1	U1	Load switch	NCP456 - 457	ON semiconductor


ORDERING INFORMATION

Device	Options	Marking	Package	Shipping
NCP456RFCCT2G	Reverse Voltage Protection	56dYW	WLCSP 1.25 x 0.85 mm (Pb-Free)	3000 Tape / Reel
NCP457FCT2G	Discharge Path	57dYW	WLCSP 1.25 x 0.85 mm (Pb-Free)	3000 Tape / Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

WLCSP6, 1.25x0.85 CASE 567GZ ISSUE B




BOTTOM VIEW

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- CONTROLLING DIMENSION: MILLIMETERS.
- COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.

CROWNS OF THE SOLL						
	MILLIMETERS					
DIM	MIN	MAX				
Α		0.62				
A1	0.17	0.23				
A2	0.36	REF				
b	0.24	0.29				
D	1.25 BSC					
E	0.85 BSC					
е	0.40	BSC				

RECOMMENDED **SOLDERING FOOTPRINT***



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com