

nRF24LU1

Single Chip 2.4GHz Transceiver with USB Microcontroller and Flash Memory

Product Specification v1.1

Key Features

- nRF24L01 compatible RF transceiver
- Worldwide 2.4GHz ISM band operation
- Up to 2Mbps on air data rate
- Enhanced ShockBurst™ hardware link layer
- Air compatible with nRF24L01, nRF2401A, 02, E1 and E2
- Low cost external ±60ppm 16MHz crystal
- Full speed USB 2.0 compliant device controller
- Up to 12 Mbps USB transfer rate
- 2 control, 10 bulk/interrupt and 2 ISO endpoints
- · Dedicated 512 bytes endpoint buffer RAM
- Software controlled pull-up resistor for D+
- PLL for full-speed USB operation
- Voltage regulator, 4.0 to 5.25V supply range
- Enhanced 8-bit 8051 compatible microcontroller
- Reduced instruction cycle time
- 32-bit multiplication-division unit
- 16 kbytes of on-chip flash memory
- 2 kbytes of on-chip SRAM
- 6 general purpose digital input/output pins
- · Hardware SPI slave and master, UART
- 3 16-bit timers/counters
- AES encryption/decryption co-processor
- Supports firmware upgrade over USB
- Supports FS2 hardware debugger
- Compact 32-pin 5x5mm QFN package

Applications

- Compact USB dongles for wireless peripherals
- USB dongles for mouse, keyboards and remotes
- USB dongle 3-in-1 desktop bundles
- USB dongle for advanced media center remote controls
- USB dongle for game controllers
- Toys



Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

All application information is advisory and does not form part of the specification.

Limiting values

Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the specifications are not implied. Exposure to limiting values for extended periods may affect device reliability.

Life support applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

| Data sheet status | |
|-----------------------------------|---|
| Objective product specification | This product specification contains target specifications for product development. |
| Preliminary product specification | This product specification contains preliminary data; supplementary data may be published from Nordic Semiconductor ASA later. |
| Product specification | This product specification contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

Contact details

For your nearest dealer, please see www.nordicsemi.no

Main office:

Otto Nielsens vei 12 7004 Trondheim Phone: +47 72 89 89 00 Fax: +47 72 89 89 89

www.nordicsemi.no





Writing Conventions

This product specification follows a set of typographic rules that makes the document consistent and easy to read. The following writing conventions are used:

- Commands, bit state conditions, and register names are written in Courier.
- Pin names and pin signal conditions are written in Courier bold.
- Cross references are <u>underlined and highlighted in blue</u>.

Revision History

| Date | Version | Description |
|---------------|---------|----------------------|
| March 2008 | 1.0 | |
| November 2008 | 1.1 | Corrected schematics |

Attention!

Observe precaution for handling Electrostatic Sensitive Device.





Contents

| 1 | Introduction | 11 |
|-----------|--|----|
| 1.1 | Features | 12 |
| 1.2 | Block diagram | 13 |
| 1.3 | Typical system usage | 14 |
| 2 | Pin Information | 15 |
| 2.1 | Pin Assignments | 15 |
| 2.2 | Pin Functions | 16 |
| 2.2.1 | Antenna pins | 16 |
| 2.2.2 | USB pins | 16 |
| 2.2.3 | Power supply pins | |
| 2.2.4 | PROG pin | 16 |
| 2.2.5 | Reference current pin | 16 |
| 2.2.6 | Port pins | |
| 2.2.7 | External RESET Pin | |
| 2.2.8 | Crystal oscillator pins | 17 |
| 3 | Absolute Maximum Ratings | 18 |
| 4 | Operating Conditions | 19 |
| 5 | Electrical Specifications | |
| 5.1 | Power consumption and timing characteristics | |
| 5.2 | RF transceiver characteristics | |
| 5.3 | USB interface | |
| 5.4 | Flash memory | |
| 5.5 | Crystal specifications | |
| 5.6 | DC Electrical Characteristics | |
| 6 | RF Transceiver | |
| 6.1 | Features | |
| 6.2 | Block diagram | |
| 6.3 | Radio control | |
| 6.3.1 | Operational modes | |
| 6.3.1. | • | |
| 6.3.1. | | |
| 6.3.1. | | |
| 6.3.1. | • | |
| 6.3.1. | | |
| 6.3.1. | | |
| 6.3.1. | · · · · · · · · · · · · · · · · · · · | |
| 6.3.2 | Air data rate | |
| 6.3.3 | RF channel frequency | |
| 6.3.4 | PA control | |
| 6.3.5 | LNA gain | |
| 6.3.6 | RX/TX control | |
| 6.4 | Enhanced ShockBurst™ | |
| 6.4.1 | Features | |
| 6.4.2 | Enhanced ShockBurst™ overview | |
| · · · · — | Emanosa shockbarot svorviow | UU |



| 6.4.3 | Enhanced Shockburst™ packet format | . 34 |
|----------|--|------|
| 6.4.3.1 | Preamble | . 34 |
| 6.4.3.2 | Address | . 34 |
| 6.4.3.3 | Packet control field | . 34 |
| 6.4.3.4 | Payload | . 35 |
| 6.4.3.5 | CRC (Cyclic Redundancy Check) | . 35 |
| 6.4.4 | Automatic packet handling | . 35 |
| 6.4.4.1 | Static and dynamic payload length | . 35 |
| 6.4.4.2 | Automatic packet assembly | . 36 |
| 6.4.4.3 | Automatic packet validation | . 37 |
| 6.4.4.4 | Automatic packet disassembly | . 37 |
| 6.4.5 | Automatic packet transaction handling | . 37 |
| 6.4.5.1 | Auto acknowledgement | . 38 |
| 6.4.5.2 | Auto Retransmission (ART) | . 38 |
| 6.4.6 | Enhanced Shockburst™ flowcharts | . 40 |
| 6.4.6.1 | PTX operation | . 40 |
| 6.4.6.2 | PRX operation | . 42 |
| 6.4.7 | Multiceiver™ | . 43 |
| 6.4.8 | Enhanced Shockburst™ timing | . 46 |
| 6.4.9 | Enhanced Shockburst™ transaction diagram | . 47 |
| 6.4.9.1 | Single transaction with ACK packet and interrupts | . 47 |
| 6.4.9.2 | Single transaction with a lost packet | |
| 6.4.9.3 | Single transaction with a lost ACK packet | . 49 |
| 6.4.9.4 | Single transaction with ACK payload packet | . 49 |
| 6.4.9.5 | Single transaction with ACK payload packet and lost packet | . 50 |
| 6.4.9.6 | Two transactions with ACK payload packet and the first | |
| | ACK packet lost | |
| 6.4.9.7 | Two transactions where max retransmissions are reached | . 51 |
| 6.4.10 | Compatibility with ShockBurst™ | . 51 |
| 6.4.10.1 | ShockBurst™ packet format | . 51 |
| 6.5 | Data and control interface | . 52 |
| 6.5.1 | SFR registers | . 52 |
| 6.5.2 | Command set | . 53 |
| 6.5.3 | Data FIFO | . 55 |
| 6.5.4 | Interrupt | . 56 |
| 6.6 | Register Map | . 56 |
| 6.6.1 | Register map table | . 56 |
| 7 USE | B Interface | . 62 |
| 7.1 | Features | . 62 |
| 7.2 | Functional | . 63 |
| 7.3 | Control endpoints | |
| 7.3.1 | Control endpoint 0 implementation | . 66 |
| 7.3.2 | Endpoint 0 registers | |
| 7.3.3 | Control transfer examples | . 68 |
| 7.3.3.1 | Control write transfer example | |
| 7.3.3.2 | Control read transfer example | . 69 |



| 7.3.3.3 | No-data control transfer example | 69 |
|---------|---|----|
| 7.4 | Bulk/Interrupt endpoints | 70 |
| 7.4.1 | Bulk/Interrupt endpoints implementation | 70 |
| 7.4.2 | Bulk/Interrupt endpoints registers | 70 |
| 7.4.3 | Bulk and interrupt endpoints initialization | 71 |
| 7.4.3.1 | Bulk and interrupt transfers | |
| 7.4.4 | Data packet synchronization | |
| 7.4.5 | Endpoint pairing | 73 |
| 7.4.5.1 | Paired IN endpoint status | 73 |
| 7.4.5.2 | Paired OUT endpoint status | 73 |
| 7.5 | Isochronous endpoints | 73 |
| 7.5.1 | Isochronous endpoints implementation | 73 |
| 7.5.2 | Isochronous endpoints registers | |
| 7.5.3 | ISO endpoints initialization | |
| 7.5.4 | ISO transfers | |
| 7.5.4.1 | ISO IN transfers | 74 |
| 7.5.4.2 | ISO OUT transfers | 75 |
| 7.6 | Memory configuration | |
| 7.6.1 | On-chip memory map | |
| 7.6.2 | Setting ISO FIFO size | |
| 7.6.3 | Setting Bulk OUT size | |
| 7.6.4 | Setting Bulk IN size | |
| 7.7 | The USB controller interrupts | |
| 7.7.1 | Wakeup interrupt request | |
| 7.7.2 | USB interrupt request | |
| 7.7.3 | USB interrupt vectors | |
| 7.8 | The USB controller registers | |
| 7.8.1 | Bulk IN data buffers (inxbuf) | |
| 7.8.2 | Bulk OUT data buffers (outxbuf) | |
| 7.8.3 | Isochronous OUT endpoint data FIFO (out8dat) | |
| 7.8.4 | Isochronous IN endpoint data FIFOs (in8dat) | |
| 7.8.5 | Isochronous data bytes counter (out8bch/out8bcl) | |
| 7.8.6 | Isochronous transfer error register (isoerr) | |
| 7.8.7 | The zero byte count for ISO OUT endpoints (zbcout) | |
| 7.8.8 | Endpoints 0 to 5 IN interrupt request register (in_irq) | |
| 7.8.9 | Endpoints 0 to 5 OUT interrupt request register (out_irq) | |
| 7.8.10 | The USB interrupt request register (usbirq) | |
| 7.8.11 | Endpoint 0 to 5 IN interrupt enables (In_ien) | |
| 7.8.12 | Endpoint 0 to 5 OUT interrupt enables (out_ien) | |
| 7.8.13 | USB interrupt enable (usbien) | |
| 7.8.14 | Endpoint 0 control and status register (ep0cs) | |
| 7.8.15 | Endpoint 0 to 5 IN byte count registers (inxbc) | |
| 7.8.16 | Endpoint 1 to 5 IN control and status registers (inxcs) | |
| 7.8.17 | Endpoint 0 to 5 OUT byte count registers (outxbc) | |
| 7.8.18 | Endpoint 1 to 5 OUT control and status registers (outxcs) | |
| 7.8.19 | USB control and status register (usbcs) | |
| | | |



| | gle control register (togcti) 8 | |
|-------------------|---|----|
| 7.8.21 USB fram | ne count low (usbframel/usbframeh) 8 | 9 |
| 7.8.22 Function | address register (fnaddr) 8 | 9 |
| 7.8.23 USB end | point pairing register (usbpair)8 | 9 |
| | s 0 to 5 IN valid bits (Inbulkval) 8 | |
| | s 0 to 5 OUT valid bits (outbulkval)9 | |
| • | ous IN endpoint valid bits (inisoval)9 | |
| | ous OUT endpoint valid bits (outisoval) | |
| | ata buffer (setupbuf)9 | |
| | endpoint start address (out8addr)9 | |
| | ndpoint start address (in8addr)9 | |
| | ryption Unit 9 | |
| | 9 | |
| | ectronic Code Book | |
| | pher Block Chaining 9 | |
| | pher FeedBack9 | |
| | utput FeedBack mode 9 | |
| | ounter mode | |
| | | |
| | escription 9 | |
| | 9 | |
| | | |
| | escription 9 | |
| • | n 9 | |
| | 9 | |
| | 9 | |
| | escription 9 | |
| <u> </u> | 9 | |
| | | |
| | | |
| | nd Timer 110 | |
| | and Mode 110 | |
| | | |
| | 10 |)1 |
| | | |
| | description10 | |
| 11.1.2.2 Timer n | node10 |)2 |
| 11.1.2.3 Event of | counter mode10 |)3 |
| 11.1.2.4 Gated t | imer mode10 |)3 |
| 11.1.2.5 Timer 2 | ? reload10 |)3 |
| 11.2 Functional d | escription10 | Э3 |
| 11.2.1 Timer/Co | unter control register – TCON10 |)3 |
| | de register - TMOD10 | |
| | TH0, TL010 | |
| | TH1, TL11(| |
| | ontrol register – T2CON10 | |
| | · TH2, TL210 | |
| | | |



| 11.2.7 | Compare/Capture enable register – CCEN | 106 |
|----------|---|-----|
| 11.2.8 | Capture registers – CC1, CC2, CC3 | 106 |
| 11.2.9 | Compare/Reload/Capture register – CRCH, CRCL | 107 |
| 12 Ser | ial Port (UART) | 108 |
| 12.1 | Features | 108 |
| 12.2 | Functional description | 108 |
| 12.2.1 | Serial Port 0 control register – S0CON | 108 |
| 12.2.2 | Serial port 0 data buffer – S0BUF | |
| 12.2.3 | Serial port 0 reload register – S0RELH, S0RELL | 109 |
| 12.2.4 | Serial Port 0 baud rate select register - WDCON | |
| 13 Inpu | ut/Output port (GPIO) | 111 |
| 13.1 | Normal IO | 111 |
| 13.2 | Expanded IO | 112 |
| 14 MC | U | 114 |
| 14.1 | Features | 114 |
| 14.2 | MCU registers | 115 |
| 14.3 | Arithmetic Logic Unit (ALU) | 116 |
| 14.4 | Instruction set summary | 116 |
| 14.5 | Opcode map | 120 |
| 15 Mer | nory and I/O organization | 122 |
| 15.1 | Special function registers | 123 |
| 15.1.1 | Special function registers locations | 123 |
| 15.1.2 | Special function registers reset values | 124 |
| 15.1.3 | Accumulator - ACC | 126 |
| 15.1.4 | B register – B | |
| 15.1.5 | Program Status Word register - PSW | 127 |
| 15.1.6 | Stack Pointer – SP | |
| 15.1.7 | Data Pointer – DPH, DPL | 127 |
| 15.1.8 | Data Pointer 1 – DPH1, DPL1 | 128 |
| 15.1.9 | Data Pointer Select register – DPS | 128 |
| 16 Ran | Idom Access Memory (RAM) | 129 |
| 16.1 | Cycle control | 129 |
| | sh Memory | |
| 17.1 | Features | |
| 17.1.1 | Functional description | |
| 17.1.1.1 | Infopage content | |
| 17.1.1.2 | Registers to control flash operations | |
| 17.2 | Brown-out | |
| 17.3 | Flash programming from the MCU | |
| 17.3.1 | MCU write and erase of the main block | |
| 17.3.2 | Boot, start of code execution | |
| 17.4 | Flash programming through USB | |
| 17.4.1 | Flash Layout | |
| 17.4.2 | USB Protocol | |
| 17.4.2.1 | Firmware version (cmd 0x01) | |
| 17.4.2.2 | Flash page write (cmd 0x02) | 135 |



| 17.4.2.3 | Read flash block (cmd 0x03) | 136 |
|-----------|--|-----|
| 17.4.2.4 | Flash page erase (cmd 0x04) | 136 |
| 17.5 | Flash programming through SPI | 136 |
| 17.5.1 | SPI commands | 136 |
| 17.5.1.1 | Write enable (WREN) | 137 |
| 17.5.1.2 | Write disable (WRDIS) | 137 |
| 17.5.1.3 | Read status register (RDSR) | 137 |
| 17.5.1.4 | Write status register (WRSR) | |
| 17.5.1.5 | READ | 137 |
| 17.5.1.6 | PROGRAM | 138 |
| 17.5.1.7 | ERASE PAGE | 138 |
| 17.5.1.8 | ERASE ALL | 138 |
| 17.5.1.9 | Read Flash Protect Configuration register (RDFPCR) | 139 |
| 17.5.1.10 | Read Disable Infopage (RDISIP) | |
| 17.5.1.11 | Read Disable MainBlock (RDISMB) | 139 |
| 17.5.1.12 | Enable Debugger (ENDEBUG) | |
| 17.5.1.13 | SPI Readback disable | 139 |
| 17.5.2 | Standalone programming requirements | 139 |
| 17.5.2.1 | Clock requirements | |
| 17.5.2.2 | Power supply requirements | |
| 17.5.2.3 | Signal pin requirements | 142 |
| 17.5.3 | In circuit programming over SPI | |
| 17.5.4 | SPI programming sequences | |
| 17.5.4.1 | Erasing the infopage | |
| 18 MD | U – Multiply Divide Unit | |
| 18.1 | Features | |
| 18.2 | Functional description | 146 |
| 18.2.1 | a) Loading the MDx registers | 147 |
| 18.2.2 | b) Executing calculation | 147 |
| 18.2.3 | c) Reading the result from the MDx registers | |
| 18.2.4 | d) Normalizing | |
| 18.2.5 | e) Shifting | 148 |
| 18.2.6 | f) The mdef flag | |
| 18.2.7 | g) The mdov flag | 149 |
| 19 Wat | chdog and wakeup functions | 150 |
| 19.1 | Functional description | |
| 19.1.1 | The Low Frequency Clock (CKLF) | |
| 19.1.2 | Tick calibration | 150 |
| 19.1.3 | RTC wakeup timer | 150 |
| 19.1.4 | Programmable GPIO wakeup function | 151 |
| 19.1.5 | Watchdog | 151 |
| 19.1.6 | Programming interface to watchdog and wakeup functions | 151 |
| 20 Pov | ver management | 154 |
| 20.1 | Modes of operation | 154 |
| 20.2 | Functional description | 156 |
| 20.2.1 | Clock control – CLKCTL | 156 |



| 20.2.2 | Power down control – PWRDWN | 156 |
|--------------|---|-----|
| 20.2.3 | Reset result – RSTRES | 156 |
| 20.2.4 | Wakeup configuration register – WUCONF | 157 |
| 20.2.5 | Power control register - PCON | 157 |
| 21 lı | nterrupts | 158 |
| 21.1 | Features | 158 |
| 21.2 | Functional description | 159 |
| 21.2.1 | Interrupt enable 0 register – IEN0 | 159 |
| 21.2.2 | Interrupt enable 1 register – IEN1 | 159 |
| 21.2.3 | Interrupt priority registers – IP0, IP1 | |
| 21.2.4 | Interrupt request control registers – IRCON | 161 |
| 22 F | IW debugger support | 162 |
| 22.1 | Features | 162 |
| 22.2 | Functional description | 162 |
| 23 F | Peripheral information | |
| 23.1 | Antenna output | 163 |
| 23.2 | Crystal oscillator | |
| 23.3 | PCB layout and decoupling guidelines | 163 |
| 24 <i>A</i> | Application example | 165 |
| 24.1 | Schematics | 165 |
| 24.2 | Layout | 165 |
| 24.3 | Bill Of Materials (BOM) | 166 |
| 25 N | Mechanical specifications | 167 |
| 26 C | Ordering information | 168 |
| 26.1 | Package marking | 168 |
| 26.1.1 | Abbreviations | 168 |
| 26.2 | Product options | 168 |
| 26.2.1 | RF silicon | |
| 26.2.2 | Development tools | 168 |
| | Blossary of terms | |
| A | Appendix A - (USB memory configurations) | |
| | Configuration 1 | |
| | Configuration 2 | |
| | Configuration 3 | |
| | Configuration 4 | |
| | Appendix B - Configuration for compatibility with nRF24XX | 173 |



1 Introduction

The nRF24LU1 is a unique single chip solution for compact USB dongles. By integrating a nRF24L01 compatible 2.4GHz RF transceiver it supports a wide range of applications including PC peripherals, sports accessories and game peripherals.

With an air data rate of 2 Mbps combined with full speed USB, supporting up to 12 Mbps, the nRF24LU1 meets the stringent performance requirements of applications such as wireless mouse, game controllers and media center remote controls with displays.

The nRF24LU1 integrates:

- A nRF24L01 compatible 2.4GHz RF transceiver
- A full speed USB 2.0 compliant device controller
- An 8-bit microcontroller
- 16 kbytes of flash memory

All this is packaged on a compact 5x5mm package, low cost external BOM.

With an internal voltage regulator that enables the chip to be powered directly from the USB bus, it does not require an external voltage regulator, saving cost and board space. With a fully integrated RF synthesizer and PLL for the USB no external loop filters, resonators or VCO varactor diodes are required. All that is needed is a low cost ±60ppm 16MHz crystal, matching circuitry and the antenna.

The main benefits of nRF24LU1 are:

- Very compact USB dongle
- Low cost external BOM
- No need for an external voltage regulator
- Single low cost ±60ppm 16MHz crystal
- Flash memory for firmware upgrades



1.1 Features

Features of the nRF24LU1 include:

- Fast 8-bit MCU:
 - ▶ Intel MCS 51 compliant instruction set
 - ▶ Reduced instruction cycle time, up to 12x compared to legacy 8051
 - ▶ 32 bit multiplication division unit
- Memory:
 - ▶ 16 kbytes of on-chip flash memory with security features
 - ▶ 2 kbytes of on-chip RAM memory
 - ▶ Pre-programmed USB bootloader in the on-chip flash memory.
- 6 programmable digital input/output pins configurable as:
 - ▶ GPIO
 - ▶ SPI master
 - ▶ SPI slave
 - External interrupts
 - ▶ Timer inputs
 - ▶ Full duplex serial port
 - Debug interface
- · High-performance 2.4GHz RF-transceiver
 - ▶ True single chip GFSK transceiver
 - ▶ Complete OSI Link Layer in hardware
 - ▶ Enhanced ShockBurst™
 - ▶ Auto ACK & retransmit
 - ▶ Address and CRC computation
 - ▶ On the air data rate 1 or 2Mbps
 - ▶ Digital interface (SPI) speed 0-8 Mbps
 - ▶ 125 RF channel operation
 - ▶ Short switching time enable frequency hopping
 - ► Fully compatible with nRF24LXX
 - ▶ RF compatible with nRF2401A, nRF2402, nRF24E1, nRF24E2 in 1 Mbps mode
- AES encryption/decryption HW-block with 128 bits key length
 - ▶ ECB Electronic Code Book mode
 - ▶ CBC Cipher Block Chaining
 - ▶ CFB Cipher FeedBack mode
 - ▶ OFB Output FeedBack mode
 - ▶ CTR Counter mode
- Full speed USB 2.0 compliant device controller supporting:
 - ▶ Data transfer rates up to 12 Mbit/s
 - ► Control, Interrupt, Bulk and ISO data transfer
 - ► Endpoint 0 for control
 - ▶ 5 input and 5 output Bulk/Interrupt endpoints
 - ▶ 1 input and 1 output iso-synchronous endpoints
 - ▶ Total 512 bytes of USB buffer endpoint memory sharable between endpoints
 - On-chip USB transceiver PHY
 - ▶ On-chip pull-up resistor on D+ line with software controlled disconnect
- · Power management function:
 - ▶ Low power design supporting fully static stop/ standby/ suspend modes
 - ▶ Programmable MCU clock frequency from 64 kHz to 16 MHz
 - ▶ On-chip voltage regulators supporting low power mode (supplied from USB power)
 - ▶ Watchdog and wakeup functionality running in low power mode



- On-chip oscillator and PLL to obtain full speed USB operation and to reduce the need for external components
- On-chip power on reset generator and brown-out detector
- On-chip support for HW debugger, supported by Keil development tools.
- Complete firmware platform available:
 - ▶ Hardware abstraction layer (HAL) Functions
 - ▶ USB library Functions
 - ▶ Standard and HID specific USB Requests and Descriptors
 - ▶ nRF24LU1 Library functions
 - ► AES HAL
 - Application examples
 - ▶ Device Firmware Upgrade

1.2 Block diagram




Figure 1. nRF24LU1 block diagram

To find more information on the block diagram, see <u>Table 1</u>. below:

| Name | Reference |
|--------------------------|----------------------------|
| USB | chapter 7 on page 62 |
| FLASH | chapter 17 on page 130 |
| SRAM | chapter 15 on page 122 |
| 2.4GHz RF transceiver | chapter 6 on page 26 |
| XOSC | section 23.2 on page 163 |
| Enhanced ShockBurst | section 6.4 on page 33 |
| IRAM | chapter 16 on page 129 |
| MCU | chapter 14 on page 114 |
| RTC, Watchdog and Wakeup | see chapter 19 on page 150 |
| SPI Master | chapter 9 on page 96 |
| Interrupt control | chapter 21 on page 158 |

| Name | Reference |
|--------------------|--|
| SPI master/slave | chapter 9 on page 96 and chapter 10 on page 98 |
| AES co-processor | chapter 8 on page 91 |
| Power management | chapter 20 on page 154 |
| Brown-out detector | section 17.2 on page 132 |

Table 1. Block diagram cross references

1.3 Typical system usage




Figure 2. Typical system usage



2 Pin Information

2.1 Pin Assignments




Figure 3. nRF24LU1 pin assignment (top view) for a QFN32 5x5 mm package.



2.2 Pin Functions

| Pin | Name | Type | Description |
|-----------------|------------|---------------|---|
| 21, 22 | ANT1, ANT2 | RF | Antenna connection |
| 5, 4 | D-, D+ | Digital I/O | USB data |
| 28, 29 | DEC1, DEC2 | Power | Positive Digital Supply output for de-coupling pur- |
| | | | poses |
| 25 | IREF | Analog Input | Reference current |
| 10, 11, 13, 14, | P0.0-P0.5 | Digital I/O | General purpose data Port 0, bit 0 - 5 |
| 15, 16 | | | |
| 7 | PROG | Digital Input | Reserved for programming the flash |
| 8 | RESET | Digital Input | Reset for MCU, active low |
| 2 | VBUS | Power | USB power connection |
| 1, 3, 9, | VDD | Power | Alternative power supply pins. The VDD pins must |
| 19, 24, 27 | | | always be connected and de-coupled externally. |
| 20 | VDD_PA | Power Output | Power Supply (+1.8V) to Power Amplifier |
| 6, 12, 17, 18, | vss | Power | Ground (0V) |
| 23, 26, 30 | | | |
| 32, 31 | XC1, XC2 | Analog Input | Crystal connection |

Table 2. nRF24LU1 pin functions.

2.2.1 Antenna pins

ANT1 and ANT2 are connections for the external antenna (both receive and transmit).

2.2.2 **USB** pins

D- and D+ are the connections to the USB data lines. External ESD protection is recommended.

2.2.3 Power supply pins

VBUS and **VSS** are the power supply and ground pins. The nRF24LU1 can operate from a single power supply.

The nRF24LU1 contains an on-chip regulator that produces +3.3V on the VDD pins, from the VBUS supply line (4.0 – 5.25 V). Alternatively, the VBUS pin can be left open and the VDD pins may be fed from an external 3.3V supply. In this case, the on-chip 3.3V regulator is switched off.

Additional on-chip regulators produce voltages for internal analog and digital functions blocks. External decoupling capacitors are required on DEC1 and DEC2.

VDD_PA is a 1.8V output that is used to switch on an external RF Power Amplifier.

2.2.4 PROG pin

When set high this pin enables external flash programming and Port 0 is configured as a slave SPI port. The PROG pin needs an external pull-down resistor.

2.2.5 Reference current pin

IREF pin must be connected to an external resistor.



2.2.6 Port pins

P0.0 - P0.5 are six general purpose I/O pins. Their functions are described in chapter 13 on page 111.

2.2.7 External RESET Pin

A logic 0 on the RESET pin forces the nRF24LU1 to a known start-up state.

2.2.8 Crystal oscillator pins

xc1 and xc2 are connections to an external crystal.



3 Absolute Maximum Ratings

Maximum ratings are the extreme limits that you can expose the nRF24LU1 to without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

| Operating conditions | Minimum | Maximum | Units |
|-------------------------|---------|---------|-------|
| Supply voltages | | | |
| VBUS | -0.3V | +5.75 | V |
| VSS | | 0 | V |
| VDD | +3.0 | +3.6 | V |
| Input voltage | | | |
| VI | -0.3 | +3.6 | V |
| Total Power Dissipation | | | |
| PD (TA=85°C) | | 180 | mW |
| Temperatures | | | |
| Operating Temperature | -40 | +85 | °C |
| Storage Temperature | -40 | +125 | °C |

Table 3. Absolute maximum ratings



4 Operating Conditions

| Symbol | Parameter (condition) | Notes | Min. | Тур. | Max. | Units |
|--------|----------------------------|-------|------|------|------|-------|
| VBUS | Supply voltage | | 4.0 | 5 | 5.25 | V |
| VDD | Alternative supply voltage | | 3.05 | 3.27 | 3.5 | V |
| TEMP | Operating Temperature | | -40 | +27 | +85 | °C |

Table 4. Operating conditions



5 Electrical Specifications

This section contains electrical and timing specifications.

5.1 Power consumption and timing characteristics

| Symbol | Parameter (condition) | Notes | Min. | Тур. | Max. | Units |
|--------------|--|----------|------|------|------|-------|
| ISUP | Average current in supply mode | а | | 24 | | mA |
| ISTANDBY | Supply current in standby mode | b | | 480 | | μA |
| | MCU | | | l . | I. | |
| | Running @ 16MHz, generated from PLL | | | 6 | | mA |
| | Running @ 12MHz, generated from PLL | | | 5 | | mA |
| | Running @ 8MHz, generated from PLL | | | 4 | | mA |
| | Running @ 4MHz, generated from PLL | | | 3 | | mA |
| IMCU1.6MPL | Running @ 1.6MHz, generated from PLL | | | 2.4 | | mA |
| IMCU4MXO | Running @ 4MHz, generated from XO | | | 2.4 | | mA |
| IMCU1.6MXO | Running @ 1.6MHz, generated from XO | | | 1.75 | | mA |
| | Running @ 0.32MHz, generated from XO | | | 1.4 | | mA |
| IMCU64KXO | Running @ 0.064MHz, generated from XO | | | 1.35 | | mA |
| Trst_act | From RESET to MCU active | | | | 2 | ms |
| Tint_act | From INTERRUPT to MCU active | | | | 300 | μs |
| Tact_stby | MCU from active to standby | С | | | 32 | μs |
| | RF Transceiver | <u> </u> | | l. | l- | |
| ITX | RF Transceiver TX current @0dBm output power | | | 11 | | mA |
| IRX | RF Transceiver RX current | | | 12 | | mA |
| Trfpwd act | RF Transceiver from standby to active | С | | | 130 | μs |
| Trst radio | From RESET to RF Transceiver power | | | | 50 | ms |
| _ | down | | | | | |
| | USB | | | | • | • |
| IUSB | USB active current | | | 4.5 | | mA |
| Tusb_wh | USB wakeup from host | | | | 500 | μs |
| Tusb_wmcu | USB wakeup from MCU | | | | 300 | μs |
| Tusbact_susp | USB from active to suspend | С | | | 32 | μs |
| | PLL | | | | | |
| Tplloff_on | PLL from off to on time | c d | | | 250 | μs |
| Tpllon_off | PLL from on to off time | c d | | | 32 | μs |

a. For radio receive at 2Mbps and USB transmit

Table 5. Power consumption and timing characteristics

b. This is accurate for when MCU is in standby, USB is suspended and the RF Transceiver is in standby

c. Measured from start of the software instruction which executes the change of mode

d. Only possible when USB is in suspend mode



5.2 RF transceiver characteristics

| Symbol | Parameter (conditions) | Notes | Min. | Тур. | Max. | Units |
|-----------|------------------------------|-------------|--------------|-------------|----------|------------------|
| | General RF conditions | | | | | |
| fOP | Operating frequency | а | 2400 | | 2525 | MHz |
| PLLres | PLL Programming resolu- | | | 1 | | MHz |
| | tion | | | | | |
| fXTAL | Crystal frequency | | | 16 | | MHz |
| Df1M | Frequency deviation @ | | | ±160 | | kHz |
| | 1Mbps | | | | | |
| Df2M | Frequency deviation @ | | | ±320 | | kHz |
| | 2Mbps | | | | | |
| RGFSK | Air Data rate | b | 1000 | | 2000 | kbps |
| FCHAN- | Non-overlapping channel | С | | 1 | | MHz |
| | spacing @ 1Mbps | | | | | |
| | Non-overlapping channel | С | | 2 | | MHz |
| | spacing @ 2Mbps | | | | | |
| | RF Transmitter operation | | | ı | | |
| PRF | Maximum Output Power | d | | 0 | +4 | dBm |
| PRFC | RF Power Control Range | | 16 | 18 | 20 | dB |
| | RF Power Accuracy | | 10 | 10 | ±4 | dВ |
| PBW2 | 20dB Bandwidth for Modu- | | | 1900 | 2040 | kHz |
| I DVVZ | lated Carrier (2Mbps) | | | 1300 | 2040 | KIIZ |
| PBW1 | 20dB Bandwidth for Modu- | | | 940 | 1070 | kHz |
| 1 0 1 1 | lated Carrier (1Mbps) | | | 040 | 1070 | NI IZ |
| PRF1 | 1st Adjacent Channel | | | | -18 | dBc |
| | Transmit Power 2MHz | | | | 10 | u _D o |
| PRF2 | 2nd Adjacent Channel | | | | -38 | dBc |
| – | Transmit Power 4MHz | | | | | 0.20 |
| | RF Receiver operation | | | I | <u> </u> | |
| RXmax | Maximum received signal | | | 0 | | dBm |
| TOTITION | at <0.1% BER | | | | | abiii |
| RXSENS | Sensitivity (0.1%BER) | | | -82 | | dBm |
| | @2Mbps | | | 02 | | 42 111 |
| RXSENS | Sensitivity at (0.1%BER) | | | -85 | | dBm |
| | @1Mbps | | | | | 42 |
| | (Simple | | | | | |
| RX select | ivity according to ETSI EN 3 | 00 440-1 V1 | 1.3.1 (2001- | 09) page 27 | 7 | |
| C/ICO | C/I Co-channel (@2Mbps) | е | | 7 7 | | dB |
| C/I1ST | 1st Adjacent Channel | | | 1 | | dB |
| 5,1101 | Selectivity C/I 2MHz | | | | | 45 |
| C/I2ND | 2nd Adjacent Channel | | | -21 | | dB |
| J 1D | Selectivity C/I 4MHz | | | | | 45 |
| C/I3RD | 3rd Adjacent Channel | | | -27 | | dB |
| 555 | Selectivity C/I 6MHz | | | | | 32 |
| C/ICO | C/I Co-channel (@1Mbps) | f | | 9 | | dB |
| C/I1ST | 1st Adjacent Channel | | | 8 | | dB |
| 0/1101 | Selectivity C/I 1MHz | | | | | uБ |
| C/I2ND | 2nd Adjacent Channel | | | -22 | | dB |
| UNZIND | Selectivity C/I 2MHz | | | -22 | | uБ |
| C/I3RD | 3rd Adjacent Channel | | | -30 | | dB |
| שוטועט | Selectivity C/I 3MHz | | | -30 | | uБ |
| | SCIECTIVITY C/I SIVITZ | | | | | |

| Symbol | Parameter (conditions) | Notes | Min. | Тур. | Max. | Units |
|-----------|-------------------------------|---------------|---------------|--------------|------|-------|
| RX select | ivity with RF Transceiver equ | al modulation | on on interfe | ering signal | | |
| C/ICO | C/I Co-channel (@2Mbps) | е | | 11 | | dB |
| | (Modulated carrier) | | | | | |
| C/I1ST | 1st Adjacent Channel | | | 4 | | dB |
| | Selectivity C/I 2MHz | | | | | |
| C/I2ND | 2nd Adjacent Channel | | | -20 | | dB |
| | Selectivity C/I 4MHz | | | | | |
| C/I3RD | 3rd Adjacent Channel | | | -27 | | dB |
| | Selectivity C/I 6MHz | | | | | |
| C/ICO | C/I Co-channel (@1Mbps) | f | | 12 | | dB |
| C/I1ST | 1st Adjacent Channel | | | 8 | | dB |
| | Selectivity C/I 1MHz | | | | | |
| C/I2ND | 2nd Adjacent Channel | | | -21 | | dB |
| | Selectivity C/I 2MHz | | | | | |
| C/I3RD | 3rd Adjacent Channel | | | -30 | | dB |
| | Selectivity C/I 3MHz | | | | | |

- a. Usable band is determined by local regulations
- b. Data rate in each burst on-air
- c. The minimum channel spacing is 1Mhz
- d. Antenna load impedance = 15W+j88W
- e. Data rate is 2Mbps for the following C/I measurements
- f. Data rate is 1Mbps for the following C/I measurements

Table 6. RF Transceiver specifications



5.3 USB interface

The USB interface electrical performance is compliant with the USB specification 2.0.

| Characteristic | Symbol | Conditions | Min. | Тур. | Max | Unit |
|---|--------|---------------|------|------|------|------|
| Electrical characteristics | | | | | | |
| Input high voltage (driven) | VIH | | 2.0 | | | V |
| Input low voltage | VIL | | | | 8.0 | V |
| Differential input sensitivity | VDI | (D+)-(D-) | 0.2 | | | V |
| Differential common mode range | VCM | Includes VDI | 0.8 | | 2.5 | V |
| | | range | | | | |
| Single ended receiver threshold | VSE | | 8.0 | | 2.0 | V |
| Single ended receiver hysteresis | VSEH | | | 200 | | mV |
| Output low voltage | VOL | | 0 | | 0.3 | V |
| Output high voltage | VOH | | 2.8 | | 3.6 | V |
| Differential output signal cross-point | VCRS | | 1.3 | | 2.0 | V |
| voltage | | | | | | |
| Internal pull-up resistor (Standby | RPU1 | | 900 | 1100 | 1575 | W |
| mode) | | | | | | |
| Internal pull-up resistor (Active mode) | RPU2 | | 1425 | 2100 | 3090 | W |
| Termination voltage connected to | VTRM | | 3.05 | | 3.5 | V |
| RPU | | | | | | |
| Output driver resistance (does not | ZDRV | Steady state | | 15 | | W |
| include the series resistance) | | drive | | | | |
| Timing characteristics | | | | | | |
| Driver rise time | TFR | CL=50pF | 4 | | 20 | ns |
| Driver fall time | TFF | CL=50pF | 4 | | 20 | ns |
| Rise/fall time matching | TFRFF | TRF / TFF | 90 | | 111 | % |
| Transceiver pad capacitance | CIN | Pad to ground | | | 20 | pF |

Table 7. USB interface characteristics

5.4 Flash memory

| Characteristic | Symbol | Conditions | Min. | Тур. | Max | Unit |
|-------------------------------------|--------|------------|------|------|-----|--------|
| Endurance (20 ms erase+20 µs write) | Nendur | | 1000 | | | cycles |
| Data retention | Tret | 25°C | 100 | | | years |

Table 8. Flash memory characteristics



5.5 Crystal specifications

| Symbol | Parameter (condition) | Notes | Min. | Тур. | Max. | Units |
|--------|---------------------------------|-------|------|-------|------|-------|
| fXTAL | Crystal frequency | | | 16.00 | | MHz |
| fTOL | Frequency tolerance | a b | | | ±60 | ppm |
| ESR | Equivalent Series Resistance | | | | 100 | W |
| C0 | Parallel equivalent capacitance | | | | 7.0 | pF |
| CL | Load capacitance | | 8 | | 16 | pF |

- a. Frequency accuracy including; tolerance at 25°C, temperature drift, aging and crystal loading.
- b. Frequency regulations in certain regions sets tighter requirements to frequency tolerance (for example, Japan and Korea max. +/- 50ppm).

Table 9. Crystal specifications

5.6 DC Electrical Characteristics

| Symbol | Parameter (condition) | Notes | Min. | Тур. | Max. | Units |
|--------|----------------------------|-------|------|------|------|-------|
| | Operating conditions | | | | | |
| VBUS | Supply voltage | | 4.0 | 5.0 | 5.25 | V |
| TEMP | Operating Temperature | | -40 | +27 | +85 | °C |
| | On-chip voltage regulators | | | | | |
| VDD | Output voltage | а | 3.05 | 3.27 | 3.5 | V |
| IVDD | External load current | | | | 2 | mA |
| VDD_PA | PA switch output | | 1.7 | 1.8 | 1.9 | V |

a. Also valid for VDD input voltage.

Table 10. DC characteristics

| Symbol | Parameter (condition) | Notes | Min. | Тур. | Max. | Units |
|--------|--------------------------|-------|---------|------|---------|-------|
| VIH | HIGH level input voltage | | 0.7 VDD | | VDD | V |
| VIL | LOW level input voltage | | VSS | | 0.3 VDD | V |

Table 11. Digital input pin



| Symbol | Parameter (condition) | Notes | Min. | Тур. | Max. | Units |
|--------|---|-------|---------|------|------|-------|
| VOH | HIGH level output voltage (IOH= -1.0mA) | а | VDD-0.3 | | VDD | V |
| VOL | LOW level output voltage (IOL= 1.0mA)) | | vss | | 0.3 | V |

a. When the nRF24LU1 is supplied from VBUS, there is a limit (IVDD) on the current that can be drawn from VDD by external devices. Current sourced by high outputs are supplied to external devices for this purpose.

Table 12. Digital output pin



6 RF Transceiver

The nRF24LU1 uses a 2.4GHz RF Transceiver with an embedded hardware link layer (Enhanced Shock-Burst[™]), designed for ultra low power wireless applications. The RF Transceiver is designed for operation in the world wide ISM frequency band at 2.400 - 2.4835GHz and is fully compatible with nRF24L01.

The RF Transceiver is configured and operated through a Serial Peripheral Interface (SPI). Through this interface the register map is available. The register map contains all configuration registers in the RF Transceiver and is accessible in all operation modes of the chip.

The embedded baseband protocol engine (Enhanced ShockBurst[™]) is based on packet communication and supports various modes from manual operation to advanced autonomous protocol operation. Internal FIFOs ensure a smooth data flow between the radio front end and the system's MCU.

The radio front end uses GFSK modulation. It has user configurable parameters like frequency channel, output power and air data rate.

The air data rate supported by the RF Transceiver is configurable to 1Mbps or 2Mbps.

6.1 Features

Features of the RF Transceiver include:

- Radio
 - ▶ Worldwide 2.4GHz ISM band operation
 - ▶ 126 RF channels
 - ▶ GFSK modulation
 - ▶ 1 and 2Mbps air data rate
 - ▶ 1MHz non-overlapping channel spacing at 1Mbps
 - ▶ 2MHz non-overlapping channel spacing at 2Mbps
- Transmitter
 - ▶ Programmable output power: 0, -6, -12 or -18dBm
- Receiver
 - ▶ Integrated channel filters
 - ▶ -82dBm sensitivity at 2Mbps
 - ▶ -85dBm sensitivity at 1Mbps
 - ▶ Programmable LNA gain
- RF Synthesizer
 - ▶ Fully integrated synthesizer
 - ▶ No external loop filer, VCO varactor diode or resonator
 - ► Accepts low cost ±60ppm 16MHz crystal
- Enhanced ShockBurst™
 - ▶ 1 to 32 bytes dynamic payload length
 - ► Automatic packet handling
 - ▶ Auto packet transaction handling
 - ▶ Up to 6 data pipe MultiCeiver™ for 6:1 star networks



6.2 Block diagram




Figure 4. RF Transceiver block diagram

6.3 Radio control

This section describes the different modes the RF Transceiver can operate in and the parameters used to control the radio.

The RF Transceiver has a built-in state machine that controls the transitions between the different operating modes of the transceiver. The state machine takes input from user defined register values and internal signals.

6.3.1 Operational modes

The RF Transceiver can be configured in four main modes of operation (power down, standby, TX and RX modes).

6.3.1.1 State diagram

At the end of the reset sequence, the RF Transceiver enters the Power Down mode. When the RF Transceiver enters Power Down mode the MCU can control the RF Transceiver through the SPI. Three types of states are illustrated in the state diagram:

- Recommended operating mode: a state used during normal operation.
- Possible operating mode: a state that can be used, but it is not used during normal operation.
- Transition state: a time limited state used during start up of the oscillator and settling of the PLL.

The state diagram below (<u>Figure 5.</u>) shows the modes the RF Transceiver can operate in and how they are accessed.






Figure 5. Radio control state diagram

6.3.1.2 Power down mode

In power down mode the RF Transceiver is disabled with minimal current consumption but all register values are maintained and available from the SPI. For start up time see <u>Table 14. on page 30</u>. Power down mode is entered by setting the PWR UP bit in the CONFIG register low.

6.3.1.3 Standby modes

By setting the PWR_UP bit in the CONFIG register to 1, the device enters standby-I mode. Standby-I mode is used to minimize average current consumption while maintaining short start up times. In this mode part of the crystal oscillator is active. When rfce bit in the RFCON register is set low the nRF24L01 returns to standby-I mode from both the TX and RX modes.

In standby-II mode extra clock buffers are active compared to standby-I mode and much more current is used compared to standby-I mode. Standby-II occurs when rfce bit in the RFCON register is held high on a PTX device with empty TX FIFO. If a new packet is uploaded to the TX FIFO, the PLL starts and the packet is transmitted.



The register values are maintained during standby modes and the SPI may be activated. For start up time see <u>Table 14</u>. on page 30.

6.3.1.4 RX mode

RX (Receive) is an active mode and when the RF Transceiver is in this mode it acts as a receiver. To enter this mode, the RF Transceiver must have the PWR_UP bit set high, $PRIM_RX$ bit set high and rfce bit in the RFCON register enabled.

In this mode the receiver demodulates the signals from the RF channel, constantly presenting the demodulated data to the baseband protocol engine. The baseband protocol engine constantly searches for a valid packet. If a valid packet is found (by a matching address and a valid CRC), the payload of the packet is presented in a vacant slot in the RX FIFO. If the RX FIFO is full, the received packet is discarded.

The RF Transceiver remains in RX mode until the MCU configures it to standby-I mode or power down mode. If the automatic protocol features (Enhanced ShockBurst™) in the baseband protocol engine are enabled, the RF Transceiver can enter other modes in order to execute the protocol.

In RX mode a carrier detect signal is available. The carrier detect is a signal that is set high when a RF signal is detected inside the receiving frequency channel. The signal must be FSK modulated for a secure detection. Other signals can also be detected. The Carrier Detect (CD) is set high when an RF signal is detected in RX mode, otherwise CD is low. The internal CD signal is filtered before presented to CD register. The RF signal must be present for at least 128µs before the CD is set high.

6.3.1.5 TX mode

The TX mode is an active mode where the nRF24LU1 transmits a packet. To enter this mode, the RF Transceiver must have the PWR_UP bit set high, PRIM_RX bit set low, a payload in the TX FIFO and, a high pulse on the rfce bit in the RFCON register for more than 10µs.

The RF Transceiver stays in TX mode until it finishes transmitting a current packet. If rfce bit in the RFCON register is disabled nRF24LU1 returns to standby-I mode. If rfce bit in the RFCON register is enabled, the next action is determined by the status of the TX FIFO. If the TX FIFO is not empty the RF Transceiver remains in TX mode, transmitting the next packet. If the TX FIFO is empty the RF Transceiver goes into standby-II mode. The RF Transceiver transmitter PLL operates in open loop when in TX mode. It is important to never keep the RF Transceiver in TX mode for more than 4ms at a time. If the auto retransmit is enabled, the RF Transceiver is never in TX mode long enough to disobey this rule.



6.3.1.6 Operational modes configuration

The following table (<u>Table 13.</u>) describes how to configure the operational modes.

| Mode | PWR_UP register | PRIM_RX register | CE | FIFO state |
|------------|--------------------|------------------|--------------|--------------------------------------|
| RX mode | 1 | 1 | 1 | - |
| TX mode | 1 | 0 | 1 | Data in TX FIFO. Will empty all lev- |
| | | | | els in TX FIFO ^a . |
| TX mode | 1 | 0 | minimum 10µs | Data in TX FIFO.Will empty one |
| | | | high pulse | level in TX FIFO ^b . |
| Standby-II | 1 | 0 | 1 | TX FIFO empty |
| Standby-I | 1 | - | 0 | No ongoing packet transmission |
| Power Down | 0 | - | - | - |

- a. In this operating mode if rfce is held high the TX FIFO is emptied and all necessary ACK and possible retransmits are carried out. The transmission continues as long as the TX FIFO is refilled. If the TX FIFO is empty when the rfce is still high, RF Transceiver enters standby-II mode. In this mode the transmission of a packet is started as soon as the rfcsn is set high after a upload (UL) of a packet to TX FIFO.
- b. This operating mode pulses the rfce high for at least 10µs. This allows one packet to be transmitted. This is the normal operating mode. After the packet is transmitted, the RF Transceiver enters standby-I mode.

Table 13. RF Transceiver main modes

6.3.1.7 Timing information

The timing information in this section is related to the transitions between modes and the timing for the rfce bit in the rfcon register. The transition from TX mode to RX mode or vice versa is the same as the transition from standby-I to TX mode or RX mode, Tstby2a.

| Name | RF Transceiver | Max. | Min. | Comments |
|-----------|----------------------------------|-------|------|----------|
| Tpd2stby | Power Down è Standby mode | 150µs | | |
| Tstby2a | Standby modes è TX/RX mode | 130µs | | |
| Thce | Minimum rfce high | | 10µs | |
| Tpece2csn | Delay from rfce positive edge to | | 4µs | |
| | rfcsn low | | | |

Table 14. Operational timing of the RF Transceiver



6.3.2 Air data rate

The air data rate is the modulated signaling rate the RF Transceiver uses when transmitting and receiving data.

The air data rate can be 1Mbps or 2Mbps. The 1Mbps data rate gives 3dB better receiver sensitivity compared to 2Mbps. High air data rate means lower average current consumption and reduced probability of on-air collisions.

The air data rate is set by the RF DR bit in the RF SETUP register.

A transmitter and a receiver must be programmed with the same air data rate to communicate.

For compatibility with nRF2401A, nRF24E1, nRF2402 and nRF24E2 the air data rate must be set to 1Mbps.

6.3.3 RF channel frequency

The RF channel frequency determines the center of the channel used by the RF Transceiver. The channel occupies a bandwidth of 1MHz at 1Mbps and 2MHz at 2Mbps. The RF Transceiver can operate on frequencies from 2.400GHz to 2.525GHz. The resolution of the RF channel frequency setting is 1MHz.

At 2Mbps the channel occupies a bandwidth wider than the resolution of the RF channel frequency setting. To ensure non-overlapping channels in 2Mbps mode, the channel spacing must be 2MHz or more. At 1Mbps the channel bandwidth is the same as the resolution of the RF frequency setting.

The RF channel frequency is set by the RF CH register according to the following formula:

F0= 2400 + RF CH [MHz]

A transmitter and a receiver must be programmed with the same RF channel frequency to be able to communicate with each other.

6.3.4 PA control

The PA control is used to set the output power from the RF Transceiver power amplifier (PA). In TX mode PA control has four programmable steps, see <u>Table 15.</u>

The PA control is set by the RF PWR bits in the RF SETUP register.

| SPI RF SETUP (RF_PWR) | RF output power | |
|--------------------------|-----------------|--|
| 11 | 0dBm | |
| 10 | -6dBm | |
| 01 | -12dBm | |
| 00 | -18dBm | |

Conditions: VDD = 3.3V, VSS = 0V, TA = 25°C, Load impedance = 15 W+j88 W.

Table 15. RF output power setting for the RF Transceiver



6.3.5 LNA gain

The gain in the Low Noise Amplifier (LNA) in the RF Transceiver receiver is controlled by the LNA gain setting. The LNA gain makes it possible to reduce the current consumption in RX mode with 0.8mA at the cost of 1.5dB reduction in receiver sensitivity.

The LNA gain has two steps and is set by the LNA HCURR bit in the RF SETUP register.

6.3.6 RX/TX control

The RX/TX control is set by PRIM_RX bit in the CONFIG register and sets the RF Transceiver in transmit/receive.



6.4 Enhanced ShockBurst™

Enhanced ShockBurst™ is a packet based data link layer that features automatic packet assembly and timing, automatic acknowledgement and re-transmissions of packets. Enhanced ShockBurst™ enables the implementation of ultra low power, high performance communication. The Enhanced ShockBurst™ features enable significant improvements of power efficiency for bi-directional and uni-directional systems.

6.4.1 Features

The main features of Enhanced ShockBurst™ are:

- 1 to 32 bytes dynamic payload length
- · Automatic packet handling
- · Auto packet transaction handling
 - ► Auto Acknowledgement
 - ▶ Auto retransmit
- 6 data pipe MultiCeiver[™] for 1:6 star networks

6.4.2 Enhanced ShockBurst™ overview

Enhanced ShockBurst™ uses ShockBurst™ for automatic packet handling and timing. During transmit, ShockBurst™ assembles the packet and clocks the bits in the data packet into the transmitter for transmission. During receive, ShockBurst™ constantly searches for a valid address in the demodulated signal. When ShockBurst™ finds a valid address, it processes the rest of the packet and validates it by CRC. If the packet is valid the payload is moved into the RX FIFO. The high speed bit handling and timing is controlled by ShockBurst™.

Enhanced ShockBurst™ features automatic packet transaction handling that enables the implementation of a reliable bi-directional data link. An Enhanced ShockBurst™ packet transaction is a packet exchange between two transceivers, where one transceiver is the Primary Receiver (PRX) and the other is the Primary Transmitter (PTX). An Enhanced ShockBurst™ packet transaction is always initiated by a packet transmission from the PTX, the transaction is complete when the PTX has received an acknowledgment packet (ACK packet) from the PRX.

The automatic packet transaction handling works as follows:

- 1. The user initiates the transaction by transmitting a data packet from the PTX to the PRX. Enhanced ShockBurst™ automatically sets the PTX in receive mode to wait for the ACK packet.
- 2. If the packet is received by the PRX, Enhanced ShockBurst™ automatically assembles and transmits an acknowledgment packet (ACK packet) to the PTX before returning to receive mode.
- 3. If the PTX does not receive the ACK packet within a set time, Enhanced ShockBurst™ automatically retransmits the original data packet and sets the PTX in receive mode to wait for the ACK packet.

The PRX can attach user data to the ACK packet enabling a bi-directional data link. The Enhanced Shock-Burst™ is highly configurable; it is possible to configure parameters such as maximum number of retransmits and the delay from one transmission to the next retransmission. All automatic handling is done without involvement of the MCU.



6.4.3 Enhanced Shockburst™ packet format

The format of the Enhanced ShockBurst™ packet is described in this section. The Enhanced ShockBurst™ packet contains a preamble field, address field, packet control field, payload field and a CRC field. Figure 6. shows the packet format with MSB to the left.



Figure 6. An Enhanced ShockBurst™ packet with payload (0-32 bytes)

6.4.3.1 Preamble

The preamble is a bit sequence used to detect 0 and 1 levels in the receiver. The preamble is one byte long and is either 01010101 or 10101010. If the first bit in the address is 1 the preamble is automatically set to 10101010 and if the first bit is 0 the preamble is automatically set to 01010101. This is done to ensure there are enough transitions in the preamble to stabilize the receiver.

6.4.3.2 Address

This is the address for the receiver. An address ensures that the correct packet is detected by the receiver. The address field can be configured to 3, 4 or, 5 bytes long with the AW register.

Note: Addresses where the level shifts only one time (that is, 000FFFFFFF) can often be detected in noise and can give a false detection, which may give a raised Packet-Error-Rate. Addresses as a continuation of the preamble (hi-low toggling) raises the Packet-Error-Rate.

6.4.3.3 Packet control field

Figure 7. shows the format of the 9 bit packet control field, MSB to the left.



Figure 7. Packet control field

The packet control field contains a 6 bit payload length field, a 2 bit PID (Packet Identity) field and, a 1 bit NO ACK flag.

Payload length

This 6 bit field specifies the length of the payload in bytes. The length of the payload can be from 0 to 32 bytes.



Coding: 000000 = 0 byte (only used in empty ACK packets.) 100000 = 32 byte, 100001 = Don't care.

This field is only used if the Dynamic Payload Length function is enabled.

PID (Packet identification)

The 2 bit PID field is used to detect if the received packet is new or retransmitted. PID prevents the PRX device from presenting the same payload more than once to the MCU. The PID field is incremented at the TX side for each new packet received through the SPI. The PID and CRC fields (see section 6.4.3.5 on page 35) are used by the PRX device to determine if a packet is retransmitted or new. When several data packets are lost on the link, the PID fields may become equal to the last received PID. If a packet has the same PID as the previous packet, the RF Transceiver compares the CRC sums from both packets. If the CRC sums are also equal, the last received packet is considered a copy of the previously received packet and discarded.

No Acknowledgment flag (NO ACK)

The Selective Auto Acknowledgement feature controls the NO ACK flag.

This flag is only used when the auto acknowledgement feature is used. Setting the flag high, tells the receiver that the packet is not to be auto acknowledged.

6.4.3.4 Payload

The payload is the user defined content of the packet. It can be 0 to 32 bytes wide and is transmitted on-air when it is uploaded (unmodified) to the device.

6.4.3.5 CRC (Cyclic Redundancy Check)

The CRC is the error detection mechanism in the packet. It may either be 1 or 2 bytes and is calculated over the address, Packet Control Field, and Payload.

The polynomial for 1 byte CRC is X8 + X2 + X + 1. Initial value 0xFF

The polynomial for 2 byte CRC is X16+ X12 + X5 + 1. Initial value 0xFFFF

No packet is accepted by Enhanced ShockBurst™ if the CRC fails.

6.4.4 Automatic packet handling

Enhanced ShockBurst™ uses ShockBurst™ for automatic packet handling. The functions are:

- Static and dynamic payload length
- Automatic packet assembly
- Automatic packet validation
- Automatic packet disassembly

6.4.4.1 Static and dynamic payload length

The Enhanced ShockBurst™ provides two alternatives for handling payload lengths, static and dynamic.

The default alternative is static payload length. With static payload length all packets between a transmitter and a receiver have the same length. Static payload length is set by the RX_PW_Px registers on the receiver side. The payload length on the transmitter side is set by the number of bytes clocked into the TX_FIFO and must equal the value in the RX_PW_Px register on the receiver side.

NORDIC

nRF24LU1 Product Specification

Dynamic Payload Length (DPL) is an alternative to static payload length. DPL enables the transmitter to send packets with variable payload length to the receiver. This means that for a system with different payload lengths it is not necessary to scale the packet length to the longest payload.

With the DPL feature the RF Transceiver can decode the payload length of the received packet automatically instead of using the RX_PW_Px registers. The MCU can read the length of the received payload by using the R RX PL WID command.

In order to enable DPL the <code>EN_DPL</code> bit in the <code>FEATURE</code> register must be set. In RX mode the <code>DYNPD</code> register must be set. A PTX that transmits to a PRX with DPL enabled must have the <code>DPL_PO</code> bit in <code>DYNPD</code> set.

6.4.4.2 Automatic packet assembly

The automatic packet assembly assembles the preamble, address, packet control field, payload and CRC to make a complete packet before it is transmitted.

Preamble

The preamble is automatically generated based on the address field.

Address

The address is fetched from the TX_ADDR register. The address field can be configured to 3, 4 or 5 bytes long with the AW register.

Packet control field

For the static packet length option the payload length field is not used. With DPL enabled, the value in the payload length field is automatically set to the number of bytes in the payload clocked into the TX FIFO.

The transmitter increments the PID field each time it generates a new packet and uses the same PID on packets that are retransmitted. Refer to the left flow chart in <u>Figure 8. on page 37</u>

The PTX can set the NO ACK flag bit in the Packet Control Field with this command:

W TX PAYLOAD NOACK

However, the function must first be enabled in the FEATURE register by setting the EN_DYN_ACK bit. When you use this option the PTX goes directly to standby-I mode after transmitting the packet. The PRX does not transmit an ACK packet when it receives the packet.

Payload

The payload is fetched from the TX FIFO.

CRC

The CRC is automatically calculated based on the packet content with the polynomials in <u>6.4.3.5 on page</u> <u>35</u>. The number of bytes in the CRC is set by the CRCO bit in the CONFIG register.



6.4.4.3 Automatic packet validation

Enhanced ShockBurst™ features automatic packet validation. In receive mode the RF Transceiver is constantly searching for a valid address (given in the RX_ADDR registers). If a valid address is detected Enhanced ShockBurst™ starts to validate the packet.

With static packet length Enhanced ShockBurst™ captures the packet according to the length given by the RX_PW register. With DPL, Enhanced ShockBurst™ captures the packet according to the payload length field in the packet control field. After capturing the packet Enhanced ShockBurst™ performs CRC.

If the CRC is valid, Enhanced ShockBurst™ checks PID. The received PID is compared with the previous received PID. If the PID fields are different, the packet is considered new. If the PID fields are equal the receiver must check if the received CRC is equal to the previous CRC. If the CRCs are equal, the packet is defined as equal to the previous packet and is discarded. Refer to the right flow chart in Figure 8.




Figure 8. PID generation/detection

6.4.4.4 Automatic packet disassembly

After the packet is validated, Enhanced ShockBurst™ disassembles the packet and loads the payload into the RX FIFO, and asserts the RX_DR IRQ.

6.4.5 Automatic packet transaction handling

Enhanced ShockBurst™ features two functions for automatic packet transaction handling; auto acknowledgement and auto re-transmit.



6.4.5.1 Auto acknowledgement

Auto acknowledgment is a function that automatically transmits an ACK packet to the PTX after it has received and validated a packet. The auto acknowledgement feature is enabled by setting the EN_AA register. This reduces cost and average current consumption.

Note: If the received packet has the NO ACK flag set, the auto acknowledgement is not executed.

An ACK packet can contain an optional payload from PRX to PTX. In order to use this feature, the dynamic payload length feature must be enabled. The on-chip MCU on the PRX side has to upload the payload by clocking it into the TX FIFO by using the <code>W_ACK_PAYLOAD</code> command. The payload is pending in the TX FIFO (PRX) until a new packet is received from the PTX. The RF Transceiver can have three ACK packet payloads pending in the TX FIFO (PRX) at the same time.




Figure 9. TX FIFO (PRX) with pending payloads

Figure 9. shows how the TX FIFO (PRX) is operated when handling pending ACK packet payloads. From the on-chip MCU the payload is clocked in with the $\[mu_ACK_PAYLOAD$ command. The address decoder and buffer controller ensure that the payload is stored in a vacant slot in the TX FIFO (PRX). When a packet is received, the address decoder and buffer controller are notified with the PTX address. This ensures that the right payload is presented to the ACK generator.

If the TX FIFO (PRX) contains more than one payload to a PTX, payloads are handled using the first in – first out principle. The TX FIFO (PRX) is blocked if all pending payloads are addressed to a PTX where the link is lost. In this case, the on-chip MCU can flush the TX FIFO (PRX) by using the FLUSH TX command.

In order to enable Auto Acknowledgement with payload the <code>EN_ACK_PAY</code> bit in the <code>FEATURE</code> register must be set.

6.4.5.2 Auto Retransmission (ART)

The auto retransmission is a function that retransmits a packet if an ACK packet is not received. It is used at the PTX side in an auto acknowledgement system. You can set up the number of times a packet is allowed to be retransmitted if a packet is not acknowledged with the ARC bits in the SETUP_RETR register. PTX enters RX mode and waits for an ACK packet each time a packet is transmitted. The time period the PTX is in RX mode is based on the following conditions:

- · Auto Retransmit Delay (ARD) elapsed
- No address match within 250µs
- After received packet (CRC correct or not) if address match within 250µs

The RF Transceiver asserts the TX DS IRQ when the ACK packet is received.



The RF Transceiver enters standby-I mode if there is no more untransmitted data in the TX FIFO and the rfce bit in the RFCON register is low. If the ACK packet is not received, the RF Transceiver goes back to TX mode after a delay defined by ARD and retransmits the data. This continues until acknowledgment is received, or the maximum number of retransmits is reached. Set $pwr_up = 0$ to abort auto retransmission. Two packet loss counters are incremented each time a packet is lost, ARC_CNT and PLOS_CNT in the OBSERVE_TX register. The ARC_CNT counts the number of retransmissions for the current transaction. The PLOS_CNT counts the total number of retransmissions since the last channel change. You reset ARC_CNT by initiating a new transaction. You reset PLOS_CNT by writing to the RF_CH register. It is possible to use the information in the OBSERVE_TX register to make an overall assessment of the channel quality.

The ARD defines the time from the end of a transmitted packet to when a retransmit starts on the PTX side. ARD is set in SETUP_RETR register in steps of 250µs. A retransmit is made if no ACK packet is received by the PTX.

There is a restriction for the length of ARD when using ACK packets with payload. The ARD time must never be shorter than the sum of the startup time and the time on-air for the ACK packet.

For 1Mbps data rate and 5 byte address; 5 byte is maximum ACK packet payload length for ARD=250µs (reset value).

For 2Mbps data rate and 5 byte address; 15 byte is maximum ACK packet payload length for ARD=250µs (reset value).

ARD=500µs is long enough for any payload length.

As an alternative to Auto Retransmit it is possible to manually set the RF Transceiver to retransmit a packet a number of times. This is done by the REUSE_TX_PL command. The MCU must initiate each transmission of the packet with the rfce bit in the RFCON register after this command is used.




6.4.6 Enhanced Shockburst™ flowcharts

This section contains flowcharts showing PTX and PRX operation in Enhanced ShockBurst™.

6.4.6.1 PTX operation

The flowchart in <u>Figure 10.</u> shows how a RF Transceiver configured as a PTX behaves after entering standby-I mode.



Note: ShockBurst[™] operation is outlined with a dashed square.

Figure 10. PTX operations in Enhanced ShockBurst™



Activate PTX mode by enabling the rfce bit in the RFCON register. If there is a packet present in the TX FIFO the RF Transceiver enters TX mode and transmits the packet. If Auto Retransmit is enabled, the state machine checks if the NO_ACK flag is set. If it is not set, the RF Transceiver enters RX mode to receive an ACK packet. If the received ACK packet is empty, only the TX_DS IRQ is asserted. If the ACK packet contains a payload, both TX_DS IRQ and RX_DR IRQ are asserted simultaneously before the RF Transceiver returns to standby-I mode.

If the ACK packet is not received before time-out occurs, the RF Transceiver returns to standby-I mode. It stays in standby-I mode until the ARD has elapsed. If the number of retransmits has not reached the ARC, the RF Transceiver enters TX mode and transmits the last packet once more.


While executing the Auto Retransmit feature, the number of retransmits can reach the maximum number defined in ARC. If this happens, the RF Transceiver asserts the MAX_RT IRQ and returns to standby-I mode.

If the rfce is high and the TX FIFO is empty, the RF Transceiver enters Standby-II mode.



6.4.6.2 PRX operation

The flowchart in <u>Figure 11.</u> shows how a RF Transceiver configured as a PRX behaves after entering standby-I mode.



Note: ShockBurst™ operation is outlined with a dashed square.

Figure 11. PRX operations in Enhanced ShockBurst™

Activate PRX mode by setting the rfce bit in the RFCON register high. The RF Transceiver enters RX mode and starts searching for packets. If a packet is received and Auto Acknowledgement is enabled the RF Transceiver decides if it is a new packet or a copy of a previously received packet. If it is a new packet,



the payload is made available in the RX FIFO and the RX_DR IRQ is asserted. If the last received packet from the transmitter is acknowledged with an ACK packet with payload, the TX_DS IRQ indicates that the PTX received the ACK packet with payload. If the NO_ACK flag is not set in the received packet, the PRX enters TX mode. If there is a pending payload in the TX FIFO it is attached to the ACK packet. After the ACK packet is transmitted, the RF Transceiver returns to RX mode.

A copy of a previously received packet might be received if the ACK packet is lost. In this case, the PRX discards the received packet and transmits an ACK packet before it returns to RX mode.

6.4.7 Multiceiver™

Multiceiver™ is a feature used in RX mode that contains a set of six parallel data pipes with unique addresses. A data pipe is a logical channel in the physical RF channel. Each data pipe has its own physical address decoding in the RF Transceiver.




Figure 12. PRX using Multiceiver™

The RF Transceiver configured as a PRX (primary receiver) can receive data addressed to six different data pipes in one frequency channel as shown in <u>Figure 12</u>. Each data pipe has its own unique address and can be configured for individual behavior.

Up to six RF Transceivers configured as a PTX can communicate with one RF Transceiver configured as a PRX. All data pipe addresses are searched for simultaneously. Only one data pipe can receive a packet at a time. All data pipes can perform Enhanced ShockBurst™ functionality.



The following settings are common to all data pipes:

- CRC enabled/disabled (CRC always enabled when Enhanced ShockBurst™ is enabled)
- CRC encoding scheme
- RX address width
- Frequency channel
- Air data rate
- LNA gain

The data pipes are enabled with the bits in the EN_RXADDR register. By default only data pipe 0 and 1 are enabled. Each data pipe address is configured in the RX_ADDR_PX registers.

Note: Always ensure that none of the data pipes have the same address.

Each pipe can have up to 5 byte configurable address. Data pipe 0 has a unique 5 byte address. Data pipes 1-5 share the 4 most significant address bytes. The LSByte must be unique for all six pipes. Figure 13. is an example of how data pipes 0-5 are addressed.




Figure 13. Addressing data pipes 0-5



The PRX, using Multiceiver™ and Enhanced ShockBurst™, receives packets from more than one PTX. To ensure that the ACK packet from the PRX is transmitted to the correct PTX, the PRX takes the data pipe address where it received the packet and uses it as the TX address when transmitting the ACK packet. Figure 14. is an example of an address configuration for the PRX and PTX. On the PRX the RX_ADDR_Pn, defined as the pipe address, must be unique. On the PTX, the TX_ADDR must be the same as the RX_ADDR_P0 and also as the pipe address for the designated pipe.





Figure 14. Example of data pipe addressing in Multiceiver™

Only when a data pipe receives a complete packet can other data pipes begin to receive data. When multiple PTXs are transmitting to a PRX, the ARD can be used to skew the auto retransmission so that they only block each other once.



6.4.8 Enhanced Shockburst™ timing

This section describes the timing sequence of Enhanced ShockBurst™ and how all modes are initiated and operated. The Enhanced ShockBurst™ timing is controlled through the Data and Control interface. The RF Transceiver can be set to static modes or autonomous modes where the internal state machine controls the events. Each autonomous mode/sequence ends with an interrupt at the RFIRQ. All the interrupts are indicated as IRQ events in the timing diagrams.



1 IRQ if No Ack is on.

 T_{IRQ} = 8.2 μ s @ 1Mbps, T_{IRQ} = 6.0 μ s @ 2Mbps, $T_{stdby2a}$ = 130 μ s

Figure 15. Transmitting one packet with NO_ACK on

The following equations calculate various timing measurements:

| Symbol | Description | Equation |
|------------------|--------------------------------------|--|
| T _{OA} | Time on-air | |
| | | $T_{OA} = \frac{packet length}{air data rate} = \frac{8 \left[\begin{array}{c} bit/byte \\ \end{array} \right] \cdot \left(\begin{array}{c} 1 \left[byte \right] + 3,4 or 5 \left[bytes \right] + N \left[bytes \right] + 1 or 2 \left[bytes \right] \right) + \begin{array}{c} 9 \left[bit \right] \\ packet comtrol field \\ \end{array}}{air data rate} \left[\begin{array}{c} bit/s \\ \end{array} \right]$ |
| T _{ACK} | Time on-air Ack | |
| | | $T_{ACK} = \frac{packet length}{air data rate} = \frac{8 \begin{bmatrix} bit/\\byte \end{bmatrix} \cdot \left(1 \begin{bmatrix} byte \\ preamble \end{bmatrix} \cdot 3,4 or 5 \begin{bmatrix} bytes \\ preamble \end{bmatrix} \cdot N \begin{bmatrix} bytes \\ payload \end{bmatrix} + 1 or 2 \begin{bmatrix} bytes \\ CRC \end{bmatrix} + 9 \begin{bmatrix} bit \\ packet control field \end{bmatrix}}{air data rate} \begin{bmatrix} bit/\\ s \end{bmatrix}}$ |
| T _{UL} | Time Upload | |
| | | $T_{UL} = \frac{payload\ length}{SPI\ data\ rate} = \frac{8 \left[\frac{bit}{byte}\right] \cdot N \left[\frac{bytes}{payload}\right]}{SPI\ data\ rate} \left[\frac{bit}{s}\right]$ |
| T _{ESB} | Time Enhanced Shock- Burst™ cycle | $T_{ESB} = T_{UL} + 2 \cdot T_{stby2a} + T_{OA} + T_{ACK} + T_{IRQ}$ |

Table 16. Timing equations






Figure 16. Timing of Enhanced ShockBurst™ for one packet upload (2Mbps)

In <u>Figure 16.</u> shows the transmission and acknowledgement of a packet. The PRX device is turned into RX mode (CE=1), and the PTX device is set to TX mode (CE=1 for minimum 10µs). After 130µs the transmission starts and finishes after the elapse of TOA.

When the transmission ends the PTX device automatically switches to RX mode to wait for the ACK packet from the PRX device. After the PTX device receives the ACK packet it responds with an interrupt to the MCU. When the PRX device receives the packet it responds with an interrupt to the MCU.

6.4.9 Enhanced Shockburst™ transaction diagram

This section describes several scenarios for the Enhanced ShockBurst™ automatic transaction handling. The call outs in this section's figures indicate the IRQs and other events. For MCU activity the event may be placed at a different time frame.


Note: The figures in this section indicate the earliest possible download (DL) of the packet to the MCU and the latest possible upload (UL) of payload to the transmitter.

6.4.9.1 Single transaction with ACK packet and interrupts

Figure 17. shows the basic auto acknowledgement. After the packet is transmitted by the PTX and received by the PRX the ACK packet is transmitted from the PRX to the PTX. The RX DR IRQ is asserted



after the packet is received by the PRX, whereas the TX_DS IRQ is asserted when the packet is acknowledged and the ACK packet is received by the PTX.



1 Radio Turn Around Delay

Figure 17. TX/RX cycles with ACK and the according interrupts

6.4.9.2 Single transaction with a lost packet

<u>Figure 18.</u> is a scenario where a retransmission is needed due to loss of the first packet transmit. After the packet is transmitted, the PTX enters RX mode to receive the ACK packet. After the first transmission, the PTX waits a specified time for the ACK packet, if it is not in the specific time slot the PTX retransmits the packet as shown in Figure 18.





Figure 18. TX/RX cycles with ACK and the according interrupts when the first packet transmit fails

When an address is detected the PTX stays in RX mode until the packet is received. When the retransmitted packet is received by the PRX (see Figure 18.), the RX_DR_IRQ is asserted and an ACK is transmitted back to the PTX. When the ACK is received by the PTX, the TX_DS_IRQ is asserted.



6.4.9.3 Single transaction with a lost ACK packet


<u>Figure 19.</u> is a scenario where a retransmission is needed after a loss of the ACK packet. The corresponding interrupts are also indicated.



6.4.9.4 Single transaction with ACK payload packet

Figure 20. is a scenario of the basic auto acknowledgement with payload. After the packet is transmitted by the PTX and received by the PRX the ACK packet with payload is transmitted from the PRX to the PTX. The RX_DR IRQ is asserted after the packet is received by the PRX, whereas on the PTX side the TX_DS IRQ is asserted when the ACK packet is received by the PTX. On the PRX side, the TX_DS IRQ for the ACK packet payload is asserted after a new packet from PTX is received. The position of the IRQ in Figure 20. shows where the MCU can respond to the interrupt.

Figure 19. TX/RX cycles with ACK and the according interrupts when the ACK packet fails




- 1 Radio Turn Around Delay 2 Uploading Paylod for Ack Packet
- 3 Delay defined by MCU on PTX side, ≥ 130us

Figure 20. TX/RX cycles with ACK Payload and the according interrupts



6.4.9.5 Single transaction with ACK payload packet and lost packet

Figure 21. is a scenario where the first packet is lost and a retransmission is needed before the RX DR IRQ on the PRX side is asserted. For the PTX both the TX DS and RX DR IRQ are asserted after the ACK packet is received. After the second packet (PID=2) is received on the PRX side both the RX DR (PID=2) and TX DS (ACK packet payload) IRQ are asserted.



- 2 Uploading Paylod for Ack Packet
- 3 Delay defined by MCU on PTX side, ≥ 130us

Figure 21. TX/RX cycles and the according interrupts when the packet transmission fails

6.4.9.6 Two transactions with ACK payload packet and the first ACK packet lost





Figure 22. TX/RX cycles with ACK Payload and the according interrupts when the ACK packet fails

In Figure 22, the ACK packet is lost and a retransmission is needed before the TX DS IRQ is asserted, but the RX DR IRQ is asserted immediately. The retransmission of the packet (PID=1) results in a discarded packet. For the PTX both the TX DS and RX DR IRQ are asserted after the second transmission of ACK, which is received. After the second packet (PID=2) is received on the PRX, the RX DR (PID=2) and TX DS (ACK1PAY) IRQ are asserted. The callouts explain the different events and interrupts.



6.4.9.7 Two transactions where max retransmissions are reached



- 1 Radio Turn Around Delay 2 Uploading Paylod for Ack Packet
- 3 Delay defined by MCU on PTX side, ≥ 130us

Figure 23. TX/RX cycles with ACK Payload and the according interrupts when the transmission fails. ARC is set to 2.

If the auto retransmit counter (ARC CNT) exceeds the programmed maximum limit (ARC), the MAX RT IRQ is asserted. In Figure 23, the packet transmission ends with a MAX RT IRQ. The payload in TX FIFO is not removed and the MCU decides the next step in the protocol. A toggle of the rfce starts a new sequence of transmitting the same packet. The payload can be removed from the TX FIFO using the FLUSH TX command.

Compatibility with ShockBurst™ 6.4.10

The nRF24LU1 can have the Enhanced ShockBurst™ feature disabled in order to be backward compatible with the nRF2401A, nRF2402, nRF24E1and nRF24E2.

Disabling the Enhanced ShockBurst™ features is done by setting register EN AA=0x00 and the ARC = 0.

In addition, the nRF24LU1 air data rate must be set to 1Mbps.

ShockBurst™ packet format 6.4.10.1

This section describes the ShockBurst[™] packet format.



Note: MSB to the left.

Figure 24. A ShockBurst™ packet compatible with nRF2401/nRF2402/nRF24E1/nRF24E2 devices.

The ShockBurst™ packet format has a preamble, address, payload and CRC field that is the same as in the Enhanced ShockBurst™ packet format described in section 6.4.3 on page 34.



The differences between the ShockBurst™ packet and the Enhanced ShockBurst™ packet are:

- The 9 bit Packet Control Field is not present in the ShockBurst™ packet format.
- The CRC is optional in the ShockBurst™ packet format and is controlled by the EN_CRC bit in the CONFIG register.

6.5 Data and control interface

The data and control interface gives you access to all the features in the RF Transceiver. Compared to the standalone component SFR registers are used instead of port pins. Otherwise the interface is identical to the standalone nRF24L01 chip.

6.5.1 SFR registers

The MCU uses an internal SPI to communicate with the RF Transceiver. This SPI is controlled by the SFR registers shown in the tables below.

| Address | Reset value | Bit | Name | R/W | Function |
|---------|-------------|-----|------|-----|-----------------------|
| 0xE5 | 0x00 | | data | RW | SPI data input/output |

Table 17. RFDAT register

| Address | Reset value | Bit | Name | R/W | Function |
|---------|-------------|-----|-------|-----|---|
| 0xE6 | 0x00 | 7:5 | - | | Must be zero |
| | | 4 | SS | RW | SPI enable: |
| | | | | | 00: disable, 01: enable |
| | | 3:0 | rfctl | RW | Divider factor from MCU clock (Cclk) to |
| | | | | | SPI clock frequency |
| | | | | | 000X: 1/2 of Cclk frequency |
| | | | | | 0010: 1/4 of Cclk frequency |
| | | | | | 0011: 1/8 of Cclk frequency |
| | | | | | 0100: 1/16 of Cclk frequency |
| | | | | | 0101: 1/32 of Cclk frequency |
| | | | | | other: 1/64 of Cclk frequency |

Table 18. RFCTL register

| Address | Reset value | Bit | Name | R/W | Function |
|---------|----------------|-----|--------|-----|-----------------------------------|
| 0x90 | 0x02 | 7:3 | - | | Reserved |
| | | 2 | rfcken | RW | RF Clock Enable (16MHz) |
| | | 1 | rfcsn | RW | RF SPI CSN 0: enabled 1: disabled |
| | | 0 | rfce | RW | RF CE 1: enabled 0: disabled |

Table 19. RFCON register



6.5.2 Command set

The SPI commands are shown in $\underline{\text{Table 20}}$. Every new command must be started by writing 0 to rfcsn in the RFCON register.

The SPI command is transferred to RF Transceiver by writing the command to the RFDAT register. After the first transfer the RF Transceiver's STATUS register can be read from RFDAT when the transfer is completed.

The serial shifting SPI commands is in the following format:

<Command word: one byte>

<Data bytes: LSByte to MSByte>

| Command name | Command word (binary) | # Data bytes | Operation |
|--------------|-----------------------|--------------|---|
| R_REGISTER | 000A AAAA | 1 to 5 | Read command and status registers. AAAAA = 5 |
| | | LSByte first | bit Register Map Address |
| W_REGISTER | 001A AAAA | 1 to 5 | Write command and status registers. AAAAA = 5 |
| | | LSByte first | bit Register Map Address |
| | | | Executable in power down or standby modes |
| | | | only. |
| R_RX_PAYLOAD | 0110 0001 | 1 to 32 | Read RX-payload: 1 – 32 bytes. A read operation |
| | | LSByte first | always starts at byte 0. Payload is deleted from |
| | | | FIFO after it is read. Used in RX mode. |
| W_TX_PAYLOAD | 1010 0000 | 1 to 32 | Write TX-payload: 1 – 32 bytes. A write operation |
| | | LSByte first | always starts at byte 0 used in TX payload. |
| FLUSH_TX | 1110 0001 | 0 | Flush TX FIFO, used in TX mode. |
| FLUSH_RX | 1110 0010 | 0 | Flush RX FIFO, used in RX mode |
| | | | Should not be executed during transmission of |
| | | | acknowledge, that is, acknowledge package will |
| | | | not be completed. |
| REUSE_TX_PL | 1110 0011 | 0 | Used for a PTX device |
| | | | Pulse the rfce high for at least 10µs to Reuse |
| | | | last transmitted payload. TX payload reuse is |
| | | | active until w_TX_PAYLOAD or FLUSH_TX is exe- |
| | | | cuted. |

| Command name | Command word (binary) | # Data bytes | Operation |
|-------------------------------------|-----------------------|-------------------------|---|
| ACTIVATE | 0101 0000 | 1 | This write command followed by data 0x73 activates the following features: • R_RX_PL_WID • W_ACK_PAYLOAD • W_TX_PAYLOAD_NOACK A new ACTIVATE command with the same data deactivates them again. This is executable in power down or stand by modes only. |
| | | | The R_RX_PL_WID, W_ACK_PAYLOAD, and W_TX_PAYLOAD_NOACK features registers are initially in a deactivated state; a write has no effect, a read only results in zeros on MISO. To activate these registers, use the ACTIVATE command followed by data 0x73. Then they can be accessed as any other register in RF Transceiver. Use the same command and data to deactivate the registers again. |
| R_RX_PL_WID ^a | 0110 0000 | 1 | Read RX-payload width for the top R_RX_PAYLOAD in the RX FIFO. |
| W_ACK_PAYLOAD ^a | | 1 to 32 LSByte first | Used in RX mode. Write Payload to be transmitted together with ACK packet on PIPE PPP. (PPP valid in the range from 000 to 101). Maximum three ACK packet payloads can be pending. Payloads with same PPP are handled using first in - first out principle. Write payload: 1– 32 bytes. A write operation always starts at byte 0. |
| W_TX_PAYLOAD_NO ACK ^a | 1011 0000 | 1 to 32 LSByte first | Used in TX mode. Disables AUTOACK on this specific packet. |
| NOP | 1111 1111 | 0 | No Operation. Might be used to read the STATUS register |

a. To activate this feature use the ACTIVATE SPI command followed by data 0x73. The corresponding bits in the FEATURE register shown in Table 21. on page 61 have to be set.

Table 20. Command set for the RF Transceiver SPI

The <code>W_REGISTER</code> and <code>R_REGISTER</code> commands can operate on single or multi-byte registers. When accessing multi-byte registers you read or write to the LSByte first. You can terminate the writing before all bytes in a multi-byte register are written, leaving unwritten MSBytes unchanged. For example, the LSByte of <code>RX_ADDR_PO</code> can be modified by writing only one byte to the <code>RX_ADDR_PO</code> register. The content of the status register is always read to <code>RFDAT</code> after changing the rfcsn value from 1 to 0.



6.5.3 Data FIFO

The data FIFOs are used to store payload that is transmitted (TX FIFO) or payload that is received and ready to be clocked out (RX FIFO). The FIFOs are accessible in both PTX mode and PRX mode.

The following FIFOs are present in RF Transceiver:

- TX three level, 32 byte FIFO
- · RX three level, 32 byte FIFO

Both FIFOs have a controller and are accessible through the SPI by using dedicated SPI commands. A TX FIFO in PRX can store payload for ACK packets to three different PTX devices. If the TX FIFO contains more than one payload to a pipe, payloads are handled using the first in - first out principle. The TX FIFO in a PRX is blocked if all pending payloads are addressed to pipes where the link to the PTX is lost. In this case, the MCU can flush the TX FIFO by using the FLUSH TX command.

The RX FIFO in PRX may contain payload from up to three different PTX devices.

A TX FIFO in PTX can have up to three payloads stored.

The TX FIFO can be written to by three commands, \mbox{W}_{TX} PAYLOAD and \mbox{W}_{TX} PAYLOAD and \mbox{W}_{TX} PAYLOAD in PRX mode. All three commands give access to the \mbox{TX}_{PLD} register.

The RX FIFO can be read by the command R_RX_PAYLOAD in both PTX and PRX mode. This command gives access to the RX_PLD_register.

The payload in TX FIFO in a PTX is NOT removed if the MAX_RT IRQ is asserted. Figure 25. is a block diagram of the TX FIFO and the RX FIFO.




Figure 25. FIFO block diagram

In the FIFO_STATUS register it is possible to read if the TX and RX FIFO is full or empty. The $\tt TX_REUSE$ bit is also available in the $\tt FIFO_STA$



TUS register. TX_REUSE is set by the SPI command REUSE_TX_PL, and is reset by the SPI commands $W_TX_PAYLOAD$ or FLUSH TX.

6.5.4 Interrupt

The RF Transceiver can send interrupts to the MCU. The interrupt is activated when $\mathtt{TX_DS}$, $\mathtt{RX_DR}$ or $\mathtt{MAX_RT}$ is set high in the \mathtt{STATUS} register. When the MCU writes '1' to the IRQ source bit in the \mathtt{STATUS} register, the \mathtt{rfirq} bit becomes inactive. The interrupt mask part of the \mathtt{CONFIG} register is used to mask out the interrupt sources that are allowed to set the \mathtt{rfirq} low. By setting one of the MASK bits high, the corresponding interrupt source is disabled. By default all interrupt sources are enabled.

Note: The 3 bit pipe information in the STATUS register is updated during the rfirq high to low transition. If the STATUS register is read during an rfirq high to low transition, the pipe information is unreliable.

6.6 Register Map

By accessing the register map through the SPI you can configure and control the radio (using read and write commands).

6.6.1 Register map table

All undefined bits in the table below are redundant. They are read out as '0'.

Note: Addresses 18 to 1B are reserved for test purposes, altering them will make the chip malfunction.

| Address (Hex) | Mnemonic | Bit | Reset Value | Туре | Description |
|------------------|-------------|-----|----------------|------|--|
| | | | | | |
| 00 | CONFIG | | | | Configuration Register |
| | Reserved | 7 | 0 | R/W | Only '0' allowed |
| | MASK_RX_DR | 6 | 0 | R/W | Mask interrupt caused by RX_DR |
| | | | | | 1: Interrupt not reflected on rfirq |
| | | | | | 0: Reflect RX_DR as active low interrupt on the |
| | | | | | rfirq |
| | MASK TX DS | 5 | 0 | R/W | Mask interrupt caused by TX DS |
| | | | | | 1: Interrupt not reflected on the rfirq |
| | | | | | 0: Reflect TX DS as active low interrupt on the |
| | | | | | rfirq |
| | MASK MAX RT | 4 | 0 | R/W | Mask interrupt caused by MAX RT |
| | | | | | 1: Interrupt not reflected on the rfirq |
| | | | | | 0: Reflect MAX RT as active low interrupt on the |
| | | | | | rfirq |
| | EN CRC | 3 | 1 | R/W | Enable CRC. Forced high if one of the bits in |
| | _ | | | | the EN AA is high |
| | CRCO | 2 | 0 | R/W | CRC encoding scheme |
| | | | | | '0' - 1 byte |
| | | | | | '1' – 2 bytes |
| | PWR UP | 1 | 0 | R/W | 1: POWER UP, 0:POWER DOWN |
| | PRIM RX | 0 | 0 | R/W | RX/TX control |
| | _ | | | | 1: PRX, 0: PTX |
| | | | | | |



| Senanced ShockBurst™ 7:6 00 R/W Only '00' allowed Enable data pipe 5 ENAA P4 4 1 R/W Enable auto acknowledgement data pipe 5 ENAA P4 4 1 R/W Enable auto acknowledgement data pipe 4 ENAA P3 3 1 R/W Enable auto acknowledgement data pipe 4 ENAA P3 2 1 R/W Enable auto acknowledgement data pipe 4 ENAA P2 2 1 R/W Enable auto acknowledgement data pipe 5 ENAA P1 1 1 R/W Enable auto acknowledgement data pipe 6 ENAA P0 0 1 R/W Enable auto acknowledgement data pipe 1 ENAA P0 0 1 R/W Enable auto acknowledgement data pipe 1 ENAA P0 0 1 R/W Enable auto acknowledgement data pipe 1 ENAA P0 0 1 R/W Enable data ocknowledgement data pipe 1 ENAA P0 0 1 R/W Enable data pipe 4 Enable data pipe 5 Enable data pipe 5 ENAM P0 0 R/W Enable data pipe 5 ENAM P0 0 R/W Enable data pipe 5 ENAM P1 1 1 R/W Enable data pipe 5 ENAM P1 1 1 R/W Enable data pipe 6 ENAM P1 1 1 R/W Enable data pipe 1 ENAM P1 1 R/W Enable data pipe 2 ENAM P1 1 R/W Enable data pipe 2 ENAM P1 1 R/W Enable data pipe 1 ENAM P1 1 R/W Enable data pipe 0 ENAM P1 1 R/W Enable data pipe 0 ENAM P1 1 R/W Enable data pipe 1 ENAM P1 1 R/W Enable data pipe 2 ENAM P1 1 R/W Enable data pipe 3 ENAM P1 1 R/W Enable data pipe 6 ENAM P1 1 R/W Enable data pipe 1 ENAM P1 1 R/W Enable data pipe 1 ENAM P1 1 R/W Enable data pipe 1 ENAM P1 1 R/W Enable data pipe 2 ENAM P1 1 R/W Enable data pipe 2 ENAM P1 1 R/W Enable data pipe 2 ENAM P1 1 R/W Enable data pipe 3 ENAM P1 1 R/W Enable data pipe 3 ENAM P1 1 R/W Enable data pipe 3 ENAM P1 1 R/W Enable data pipe 4 ENAM P1 1 R/W Enable data pipe 5 ENAM P1 1 R/W Enable data pipe 6 ENAM P1 1 | Address (Hex) | Mnemonic | Bit | Reset Value | Туре | Description |
|---|------------------|------------|-----|----------------|------|--|
| Enhanced Reserved 7:6 00 R/W Only '00' allowed ENAA P5 5 1 R/W Enable auto acknowledgement data pipe 5 ENAA P4 4 1 R/W Enable auto acknowledgement data pipe 4 ENAA P3 3 1 R/W Enable auto acknowledgement data pipe 4 ENAA P3 3 1 R/W Enable auto acknowledgement data pipe 3 ENAA P5 1 1 R/W Enable auto acknowledgement data pipe 3 ENAA P5 0 1 R/W Enable auto acknowledgement data pipe 4 ENAA P5 0 1 R/W Enable auto acknowledgement data pipe 5 ENAA P5 0 R/W Enable auto acknowledgement data pipe 6 ENAA P5 5 0 R/W Enable auto acknowledgement data pipe 7 Enable auto acknowledgement data pipe 9 Enable Auto Enable data pipe 5 Enable Auto Enable data pipe 5 ENAX P3 3 3 R/W Enable data pipe 5 ENAX P3 3 3 R/W Enable data pipe 6 ENAX P3 3 R/W Enable data pipe 1 ENAX P4 ENA | • • | FN AA | | Value | | Fnable 'Auto Acknowledgment' Function Dis- |
| ShockBurst™ Reserved 7:6 00 R/W Only '00' allowed | 0.1 | | | | | |
| Reserved 7:6 00 R/W Chily '00' allowed | | | | | | • |
| ENAA_PS | | | 7:6 | 00 | R/W | Only '00' allowed |
| ENAA_P3 3 1 R/W Enable auto acknowledgement data pipe 3 | | ENAA P5 | 5 | 1 | R/W | |
| ENAA_P2 | | ENAA_P4 | | 1 | | |
| ENAA_P1 | | ENAA_P3 | | 1 | | |
| ENAA_PO 0 1 R/W Enable auto acknowledgement data pipe 0 | | ENAA_P2 | | • | | |
| Color | | _ | | | | |
| Reserved 7:6 00 R/W Only '00' allowed | | ENAA_P0 | 0 | 1 | R/W | Enable auto acknowledgement data pipe 0 |
| ERX_P5 5 0 R/W Enable data pipe 5. | 02 | EN RXADDR | | | | Enabled RX Addresses |
| ERX_P4 | | Reserved | 7:6 | 00 | R/W | Only '00' allowed |
| ERX_P3 3 0 R/W Enable data pipe 3. ERX_P2 2 0 R/W Enable data pipe 2. ERX_P1 1 1 1 R/W Enable data pipe 1. ERX_P0 0 1 R/W Enable data pipe 0. O3 SETUP_AW Setup of Address Widths (common for all data pipes) Reserved 7:2 000000 R/W Only '000000' allowed AW 1:0 11 R/W RX/TX Address field width '00' - Illegal '01' - 3 bytes '10' - 4 bytes '11' - 5 bytes LSByte is used if address width is below 5 bytes O4 SETUP_RETR Setup of Automatic Retransmission ARD 7:4 0000 R/W Auto Retransmit Delay '0000' - Wait 250µS '0010' - Wait 250µS '0010' - Wait 250µS '0010' - Wait 250µS (Delay defined from end of transmission to start of next transmission) ^a ARC 3:0 0011 R/W Auto Retransmit Count '0000' - Re-Transmit on fail of AA | | ERX_P5 | 5 | 0 | R/W | Enable data pipe 5. |
| BRX_P2 | | ERX_P4 | | 0 | | Enable data pipe 4. |
| REX_P1 | | ERX_P3 | | 0 | | |
| RRX_P0 | | ERX_P2 | | _ | | |
| Setup Address Widths (common for all data pipes) | | _ | | | | |
| Reserved 7:2 000000 R/W Only '000000' allowed AW 1:0 11 R/W RX/TX Address field width | | ERX_P0 | 0 | 1 | R/W | Enable data pipe 0. |
| Reserved 7:2 000000 R/W Only '000000' allowed AW 1:0 11 R/W RX/TX Address field width | 03 | CETTID NW | | | | Setup of Address Widths |
| Reserved 7:2 000000 R/W Only '000000' allowed AW 1:0 11 R/W RX/TX Address field width | 05 | SEIOF_AW | | | | · |
| AW 1:0 11 R/W RX/TX Address field width '00' - Illegal '01' - 3 bytes '10' - 4 bytes '11' - 5 bytes LSByte is used if address width is below 5 bytes LSByte is used if address width is below 5 bytes Setup RETR Setup of Automatic Retransmission | | Reserved | 7.2 | 000000 | R/W | |
| '00' - Illegal | | | | | | |
| '01' - 3 bytes '10' - 4 bytes '10' - 4 bytes '11' - 5 bytes | | | | | | |
| '11' - 5 bytes LSByte is used if address width is below 5 bytes | | | | | | |
| LSByte is used if address width is below 5 bytes O4 SETUP_RETR ARD 7:4 0000 R/W Auto Retransmit Delay '0000' - Wait 250µS '0001' - Wait 500µS '0010' - Wait 750µS '1111' - Wait 4000µS (Delay defined from end of transmission to start of next transmission) ^a ARC 3:0 0011 R/W Auto Retransmit Count '0000' -Re-Transmit disabled '0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA O5 RF_CH Reserved 7 0 R/W Only '0' allowed RF_CH RESERVED RF_CH RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH RF Cransmit RF Transceiver | | | | | | '10' - 4 bytes |
| Setup of Automatic Retransmission | | | | | | '11' – 5 bytes |
| ARD 7:4 0000 R/W Auto Retransmit Delay '0000' – Wait 250μS '0001' – Wait 500μS '0010' – Wait 750μS '1111' – Wait 4000μS (Delay defined from end of transmission to start of next transmission) ^a ARC 3:0 0011 R/W Auto Retransmit Count '0000' –Re-Transmit disabled '0001' – Up to 1 Re-Transmit on fail of AA '1111' – Up to 15 Re-Transmit on fail of AA 05 RF_CH RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | | | | | | LSByte is used if address width is below 5 bytes |
| '0000' - Wait 250μS '0001' - Wait 500μS '0010' - Wait 750μS '0010' - Wait 750μS '0010' - Wait 750μS (Delay defined from end of transmission to start of next transmission) ^a ARC 3:0 0011 R/W Auto Retransmit Count '0000' -Re-Transmit disabled '0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | 04 | SETUP RETR | | | | Setup of Automatic Retransmission |
| i '0001' – Wait 500μS '0010' – Wait 750μS '1111' – Wait 4000μS (Delay defined from end of transmission to start of next transmission) ^a ARC 3:0 0011 R/W Auto Retransmit Count '0000' –Re-Transmit disabled '0001' – Up to 1 Re-Transmit on fail of AA '1111' – Up to 15 Re-Transmit on fail of AA RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | | ARD | 7:4 | 0000 | R/W | Auto Retransmit Delay |
| Country Country | | | | | | '0000' – Wait 250μS |
| ARC 3:0 0011 R/W Auto Retransmit Count '0000' -Re-Transmit disabled '0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA RF_CH RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | | | | | | |
| ARC 3:0 0011 R/W Auto Retransmit Count '0000' –Re-Transmit disabled '0001' – Up to 1 Re-Transmit on fail of AA | | | | | | '0010' – Wait 750μS |
| ARC 3:0 0011 R/W Auto Retransmit Count '0000' –Re-Transmit disabled '0001' – Up to 1 Re-Transmit on fail of AA | | | | | | |
| ARC 3:0 0011 R/W Auto Retransmit Count '0000' -Re-Transmit disabled '0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA | | | | | | |
| ARC 3:0 0011 R/W Auto Retransmit Count '0000' –Re-Transmit disabled '0001' – Up to 1 Re-Transmit on fail of AA '1111' – Up to 15 Re-Transmit on fail of AA 8 | | | | | | |
| '0000' -Re-Transmit disabled '0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA O5 | | | | | | of next transmission) ^a |
| '0000' -Re-Transmit disabled '0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA O5 | | ARC | 3:0 | 0011 | R/W | Auto Retransmit Count |
| 0001' - Up to 1 Re-Transmit on fail of AA '1111' - Up to 15 Re-Transmit on fail of AA 05 | | | 2.0 | | | |
| 05 RF_CH RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | | | | | | |
| 05 RF_CH RF Channel Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | | | | | | |
| Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | | | | | | '1111' – Up to 15 Re-Transmit on fail of AA |
| Reserved 7 0 R/W Only '0' allowed RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | 05 | RF CH | | | | RF Channel |
| RF_CH 6:0 0000010 R/W Sets the frequency channel RF Transceiver | 30 | _ | 7 | 0 | R/W | |
| | | | | ~ | | |
| , | | | | | | operates on |
| | | | | | | · |

| Address (Hex) | Mnemonic | Bit | Reset Value | Туре | Description |
|------------------|-----------------------------|------|----------------|-------|--|
| 06 | RF SETUP | | | | RF Setup Register |
| - 55 | Reserved | 7:5 | 000 | R/W | Only '000' allowed |
| | PLL LOCK | 4 | 0 | R/W | Force PLL lock signal. Only used in test |
| | RF DR | 3 | 1 | R/W | Air Data Rate |
| | _ | | | | '0' – 1Mbps |
| | | | | | '1' – 2Mbps |
| | RF_PWR | 2:1 | 11 | R/W | Set RF output power in TX mode |
| | _ | | | | '00'18dBm |
| | | | | | '01' – -12dBm |
| | | | | | '10' – -6dBm |
| | | | | | '11' – 0dBm |
| | LNA_HCURR | 0 | 1 | R/W | Setup LNA gain |
| 07 | CEN ELLO | | | | Ctatus Decister (In negalist to the CDI command |
| 07 | STATUS | | | | Status Register (In parallel to the SPI command |
| | | | | | word applied on the MOSI pin, the STATUS register is shifted serially out on the MISO pin) |
| | Reserved | 7 | 0 | R/W | Only '0' allowed |
| | RX_DR | 6 | 0 | R/W | Data Ready RX FIFO interrupt. Asserted when |
| | KM_DK | | | 1000 | new data arrives RX FIFO ^b . |
| | | | | | Write 1 to clear bit. |
| | TX DS | 5 | 0 | R/W | Data Sent TX FIFO interrupt. Asserted when |
| | IX_DS | J | U | 17/// | packet transmitted on TX. If EN AA (see |
| | | | | | page 56) is activated, this bit is set high only |
| | | | | | when ACK is received. |
| | | | | | Write 1 to clear bit. |
| | MAX RT | 4 | 0 | R/W | Maximum number of TX retransmits interrupt |
| | _ | | | | Write 1 to clear bit. If MAX RT is asserted it must |
| | | | | | be cleared to enable further communication. |
| | RX_P_NO | 3:1 | 111 | R | Data pipe number for the payload available for |
| | | | | | reading from RX_FIFO |
| | | | | | 000-101: Data Pipe Number |
| | | | | | 110: Not Used |
| | | | | | 111: RX FIFO Empty |
| | $\mathtt{TX}_\mathtt{FULL}$ | 0 | 0 | R | TX FIFO full flag. |
| | | | | | 1: TX FIFO full. |
| | | | | | 0: Available locations in TX FIFO. |
| 08 | OBSERVE TX | | | | Transmit observe register |
| 35 | PLOS CNT | 7:4 | 0 | R | Count lost packets. The counter is overflow pro- |
| | | | | '` | tected to 15, and discontinues at max until |
| | | | | | reset. The counter is reset by writing to RF CH. |
| | ARC CNT | 3:0 | 0 | R | Count retransmitted packets. The counter is |
| | | | | | reset when transmission of a new packet starts. |
| | | | | | |
| 09 | CD | 7.4 | 000000 | 1 | |
| | Reserved | 7:1 | 000000 | R | Corrier Detect |
| | CD | 0 | 0 | R | Carrier Detect. |
| 0A | סע מחמוג אם | 39:0 | 0xE7E7E | R/W | Receive address data pipe 0. 5 Bytes maximum |
| UA | RX_ADDR_P0 | 39.0 | 7E7E7 | 17/// | length. (LSByte is written first. Write the number |
| | | | , , , , | | of bytes defined by SETUP_AW) |
| | | | | | o. 5, too dominou by OL For _/ (VV) |



| Address | | | Reset | | |
|---------|----------------------|------------|------------------|------------|---|
| (Hex) | Mnemonic | Bit | Value | Type | Description |
| 0B | RX_ADDR_P1 | 39:0 | 0xC2C2C 2C2C2 | R/W | Receive address data pipe 1. 5 Bytes maximum length. (LSByte is written first. Write the number of bytes defined by SETUP_AW) |
| 0C | RX_ADDR_P2 | 7:0 | 0xC3 | R/W | Receive address data pipe 2. Only LSB. MSBytes is equal to RX_ADDR_P1[39:8] |
| 0D | RX_ADDR_P3 | 7:0 | 0xC4 | R/W | Receive address data pipe 3. Only LSB. MSBytes is equal to RX_ADDR_P1[39:8] |
| 0E | RX_ADDR_P4 | 7:0 | 0xC5 | R/W | Receive address data pipe 4. Only LSB. MSBytes is equal to RX_ADDR_P1[39:8] |
| 0F | RX_ADDR_P5 | 7:0 | 0xC6 | R/W | Receive address data pipe 5. Only LSB. MSBytes is equal to RX_ADDR_P1[39:8] |
| 10 | TX_ADDR | 39:0 | 0xE7E7E 7E7E7 | R/W | Transmit address. Used for a PTX device only. (LSByte is written first) Set RX_ADDR_P0 equal to this address to handle automatic acknowledge if this is a PTX device with Enhanced ShockBurst™ enabled. |
| 11 | DV DU DO | | | | |
| 11 | RX_PW_P0 | 7.0 | 00 | DAM | Only 1001 allowed |
| | Reserved RX_PW_P0 | 7:6 5:0 | 00 | R/W R/W | Only '00' allowed Number of bytes in RX payload in data pipe 0 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes |
| | | | | | |
| 12 | RX_PW_P1 | | | | |
| | Reserved | 7:6 | 00 | R/W | Only '00' allowed |
| | RX_PW_P1 | 5:0 | 0 | R/W | Number of bytes in RX payload in data pipe 1 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes |
| | | | | | |
| 13 | RX_PW_P2 | | | 5 | |
| | Reserved | 7:6 | 00 | R/W | Only '00' allowed |
| | RX_PW_P2 | 5:0 | 0 | R/W | Number of bytes in RX payload in data pipe 2 (1 to 32 bytes). 0 Pipe not used 1 = 1 byte 32 = 32 bytes |
| 1.4 | DV DI 30 | | | | |
| 14 | RX_PW_P3 Reserved | 7:6 | 00 | R/W | Only '00' allowed |
| | Reserved | 7.0 | UU | LZ/ A A | Only 00 allowed |

| Address | Managaria | D:4 | Reset | Time | Decemention |
|---------|-----------------------------|----------|--------|----------|---|
| (Hex) | Mnemonic | Bit | Value | Type | Description |
| | RX_PW_P3 | 5:0 | 0 | R/W | Number of bytes in RX payload in data pipe 3 (1 to 32 bytes). |
| | | | | | 0 Pipe not used |
| | | | | | 1 = 1 byte |
| | | | | | |
| | | | | | 32 = 32 bytes |
| 15 | RX PW P4 | | | | |
| | Reserved | 7:6 | 00 | R/W | Only '00' allowed |
| | RX_PW_P4 | 5:0 | 0 | R/W | Number of bytes in RX payload in data pipe 4 (1 |
| | | | | | to 32 bytes). |
| | | | | | 0 Pipe not used 1 = 1 byte |
| | | | | | |
| | | | | | 32 = 32 bytes |
| 46 | DV D11 D5 | | | | |
| 16 | RX_PW_P5 Reserved | 7:6 | 00 | R/W | Only '00' allowed |
| | RX PW P5 | 5:0 | 0 | R/W | Number of bytes in RX payload in data pipe 5 (1 |
| | | | | | to 32 bytes). |
| | | | | | 0 Pipe not used |
| | | | | | 1 = 1 byte |
| | | | | | 32 = 32 bytes |
| | | | | | , |
| 17 | FIFO_STATUS | 7 | | D/\/ | FIFO Status Register |
| | Reserved TX REUSE | 7 6 | 0 | R/W R | Only '0' allowed Used for a PTX device. |
| | IX_KLOSE | | Ū | | Pulse the rfce high for at least 10µs to Reuse |
| | | | | | last transmitted payload. TX payload reuse is |
| | | | | | active until w TX PAYLOAD or FLUSH TX is |
| | | | | | |
| | ייע ביוו.ו. | 5 | 0 | R | executed. |
| | TX_FULL | 5 | 0 | R | |
| | TX_FULL TX_EMPTY | 5 | 0 | R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. |
| | _ | 4 | | | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. |
| | TX_EMPTY | 4 | 1 | R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. |
| | _ | 4 | | | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. |
| | TX_EMPTY Reserved | 3:2 | 1 00 | R/W | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. |
| | TX_EMPTY Reserved RX_FULL | 3:2 | 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. |
| | TX_EMPTY Reserved | 3:2 | 1 00 | R/W | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. |
| | TX_EMPTY Reserved RX_FULL | 3:2 | 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. 1: RX FIFO empty. |
| N/A | Reserved RX_FULL RX_EMPTY | 3:2 | 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. |
| N/A | TX_EMPTY Reserved RX_FULL | 3:2 1 | 1 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. 1: RX FIFO empty flag. 1: RX FIFO empty. 0: Data in RX FIFO. Written by separate SPI command ACK packet payload to data pipe number PPP |
| N/A | Reserved RX_FULL RX_EMPTY | 3:2 1 | 1 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. 1: RX FIFO empty flag. 1: RX FIFO empty. 0: Data in RX FIFO. Written by separate SPI command ACK packet payload to data pipe number PPP given in SPI command |
| N/A | Reserved RX_FULL RX_EMPTY | 3:2 1 | 1 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. 1: RX FIFO empty flag. 1: RX FIFO empty. 0: Data in RX FIFO. Written by separate SPI command ACK packet payload to data pipe number PPP given in SPI command Used in RX mode only |
| N/A | Reserved RX_FULL RX_EMPTY | 3:2 1 | 1 00 0 | R/W R | executed. TX FIFO full flag. 1: TX FIFO full. 0: Available locations in TX FIFO. TX FIFO empty flag. 1: TX FIFO empty. 0: Data in TX FIFO. Only '00' allowed RX FIFO full flag. 1: RX FIFO full. 0: Available locations in RX FIFO. RX FIFO empty flag. 1: RX FIFO empty flag. 1: RX FIFO empty. 0: Data in RX FIFO. Written by separate SPI command ACK packet payload to data pipe number PPP given in SPI command |



| Address (Hex) | Mnemonic | Bit | Reset Value | Туре | Description |
|------------------|-------------------------|----------|----------------|------------|--|
| N/A | TX_PLD | 255:0 | Х | W | Written by separate SPI command TX data payload register 1 - 32 bytes. This register is implemented as a FIFO with three levels. Used in TX mode only |
| N/A | RX_PLD | 255:0 | Х | R | Read by separate SPI command RX data payload register. 1 - 32 bytes. This register is implemented as a FIFO with three levels. All RX channels share the same FIFO |
| 1C | DYNPD ^C | | | | Enable dynamic payload length |
| | Reserved | 7:6 | 0 | R/W | Only '00' allowed |
| | DPL_P5 | 5 | 0 | R/W | Enable dynamic payload length data pipe 5. (Requires EN DPL and ENAA P5) |
| | DPL_P4 | 4 | 0 | R/W | Enable dyn. payload length data pipe 4. (Requires EN_DPL and ENAA_P4) |
| | DPL_P3 | 3 | 0 | R/W | Enable dyn. payload length data pipe 3. (Requires EN_DPL and ENAA_P3) |
| | DPL_P2 | 2 | 0 | R/W | Enable dyn. payload length data pipe 2. (Requires EN_DPL and ENAA_P2) |
| | DPL_P1 | 1 | 0 | R/W | Enable dyn. payload length data pipe 1. (Requires EN_DPL and ENAA_P1) |
| | DPL_P0 | 0 | 0 | R/W | Enable dyn. payload length data pipe 0. (Requires EN_DPL and ENAA_P0) |
| 1D | ^ | | | | Footure Degister |
| וט | FEATURE ^C | 7.0 | | R/W | Feature Register |
| | Reserved EN DPL | 7:3 2 | 0 | R/W R/W | Only '00000' allowed Enables Dynamic Payload Length |
| | EN_ACK_PAY ^d | 1 | 0 | R/W | Enables Payload with ACK |
| | EN_ACK_PAY EN DYN ACK | 0 | 0 | R/W | Enables the w_TX_PAYLOAD_NOACK command |
| | EN_DIN_ACK | U | U | 17/77 | LUGDIES HIE W_IA_PATHOAD_NOACK COMMINANG |

- a. This is the time the PTX is waiting for an ACK packet before a retransmit is made. The PTX is in RX mode for a minimum of 250μS, but it stays in RX mode to the end of the packet if that is longer than 250μS. Then it goes to standby-I mode for the rest of the specified ARD. After the ARD it goes to TX mode and then retransmits the packet.
- b. The RX_DR IRQ is asserted by a new packet arrival event. The procedure for handling this interrupt should be: 1) read payload through SPI, 2) clear RX_DR IRQ, 3) read FIFO_STATUS to check if there are more payloads available in RX FIFO, 4) if there are more data in RX FIFO, repeat from 1)
- c. To activate this feature use the ACTIVATE SPI command followed by data 0x73. The corresponding bits in the FEATURE register must be set.
- d. If ACK packet payload is activated, ACK packets have dynamic payload lengths and the Dynamic Payload Length feature should be enabled for pipe 0 on the PTX and PRX. This is to ensure that they receive the ACK packets with payloads. If the payload in ACK is more than 15 byte in 2Mbps mode the ARD must be 500µS or more, and if the payload is more than 5byte in 1Mbps mode the ARD must be 500µS or more.

Table 21. Register map of the RF Transceiver



7 USB Interface

The USB devices controller provides a full speed USB function interface that meets the 1.1 and 2.0 revision of the USB specification. It handles byte transfers autonomously and bridges the USB interface to a simple read/write parallel interface.

7.1 Features

- Serial Interface Engine
 - ▶ Supports full speed devices
 - Extraction of clock and data signals in internal DPLL
 - ▶ NRZI decoding/encoding
 - ▶ Bit stuffing/stripping
 - ▶ CRC checking/generation
 - ▶ On-chip transceiver
 - ▶ On-chip pull-up resistor on D+ with software controlled disconnect
- 2 control, 10 bulk/interrupt and 2 ISO endpoints
 - ▶ Supports control transfers by endpoint #0
 - ► Supports bulk, interrupt on endpoint #1 #5 (in/out)
 - ► Support double buffering for isochronous endpoint #8 (in/out)
 - ▶ Programmable double buffering for bulk and interrupt endpoints
- Automatic data retry mechanism
- · Data toggle synchronization mechanism
- Suspend and resume power management functions
- Remote Wakeup function
- · Flexible endpoint buffers RAM
 - ▶ 512 bytes buffer total
 - ▶ Up to 64 bytes buffer size for endpoint 0-5
 - ▶ Up to 128bytes buffer size for endpoint 8

The endpoint set up allows for five different applications (for example, Mouse, Keyboard, Remote Control, Gamepad and Joystick) to use both input and output data transfer on separate endpoints.

The nRF24LU1 supports a total of 14 endpoints. EP0 IN/OUT supports input and output control data transfer, EP1-5 IN/OUT supports input and output bulk and interrupt data transfer. In addition, EP8 IN/OUT can be configured for input and output isynchronous data transfer. These two endpoints share memory buffer area with EP0-5. This sharing is controlled by nRF24LU1 firmware.



7.2 Functional

The USB module is designed to serve as a Full Speed (FS) USB device as defined in the Universal Serial Bus Specification Rev 2.0. It is controlled both with SFR registers and XDATA mapped registers. There are two SFR registers, USBCON and USBSLP, and the rest of the registers are XDATA mapped registers.

| Address | Reset value | Bit | Name | R/W | Description |
|---------|-------------|-----|---------|-----|---|
| 0xA0 | 0xFF | 7 | swrst | RW | 1: reset USB |
| | | 6 | wu | RW | 1: wakeup USB, must be cleared before setting USBSLP. |
| | | 5 | suspend | R | 1: USB is suspended. This bit acknowledges USBSLP=1, after a delay of up to 32µs. |
| | | 4-0 | iv4.0 | R | Interrupt vector, see <u>Table 32</u> . on page 81 |

Table 22. USBCON register

| Address | Reset value | Bit | Name | R/W | Description |
|---------|-------------|-----|-------|-----|--|
| 0xD9 | 0x00 | 7:1 | - | - | Not used |
| | | 0 | Sleep | WO | 1: Disable USB clock, bit automatically cleared. |

Set wu=1 in USBCON to enable USB clock

Table 23. USBSLP register

The other USB registers and buffer RAM are accessible through a 2k "window" in XDATA space using the MOVX instruction.

Note: Undefined addresses should not be written or read.

| Hex address | Name | Hex hard reset | USB reset | bit7 | bit6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|----------------|---------|----------------------|--------------|------|------|-------|-------|-------|-------|-------|-------|
| C440- | out5buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C45F | | | | | | | | | | | |
| C480- | in5buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C49F | | | | | | | | | | | |
| C4C0- | out4buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C4DF | | | | | | | | | | | |
| C500- | in4buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C51F | | | | | | | | | | | |
| C540- | out3buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C55F | | | | | | | | | | | |
| C580- | in3buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C59F | | | | | | | | | | | |
| C5C0- | out2buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C5DF | | | | | | | | | | | |
| C600- | in2buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C61F | | | | | | | | | | | |
| C640- | out1buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C65F | | | | | | | | | | | |



| | | Hex | | | | | | | | | |
|----------------|-----------|---------------|---------------------|-------|-------|-------------|---------|---------|---------|-------------|----------|
| Hex address | Name | hard reset | USB reset | bit7 | bit6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| C680- C69F | in1buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C6C0- C6DF | out0buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C700- C71F | in0buf | | | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C71F | out8data | un | uuuuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C768 | in8data | un | uuuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C770 | out8bch | 00 | uuuu | 0 | 0 | 0 | 0 | 0 | 0 | bc9 | bc8 |
| C771 | out8bcl | 00 | uuu uuuuu uuu | bc7 | bc6 | bc5 | bc4 | bc3 | bc2 | bc1 | bc0 |
| C781 | bout1addr | | uuu | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C782 | bout2addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C783 | bout3addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C784 | bout4addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C785 | bout5addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C788 | binstaddr | | | addr9 | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 |
| C789 | bin1addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C78A | bin2addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C78B | bin3addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C78C | bin4addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C78D | bin5addr | | | addr8 | addr7 | addr6 | addr5 | addr4 | addr3 | addr2 | addr1 |
| C7A0 | isoerr | 00 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | 0 | iso8err |
| C7A2 | zbcout | 00 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ep8 |
| C7A8 | ivec | 00 | uuuuu uuu | 0 | iv4 | iv3 | iv2 | iv1 | iv0 | 0 | 0 |
| C7A9 | in_irq | | | 0 | 0 | in5ir | in4ir | in3ir | in2ir | in1ir | in0ir |
| C7AA | out_irq | | | 0 | 0 | out5ir | out4ir | out3ir | out2ir | out1ir | out0ir |
| C7AB | usbirq | 00 | uuuuu uuu | 0 | 0 | ibnir | uresir | suspir | sutokir | sofir | sudavir |
| C7AC | in_ien | | | 0 | 0 | in5ien | in4ien | in3ien | in2ien | in1ien | in0ien |
| C7AD | out_ien | | | 0 | 0 | out5ie n | out4ien | out3ien | out2ien | out1ie n | out0ien |
| C7AE | usbien | 00 | uuuuu uuu | 0 | 0 | ibnie | uresie | suspie | sutokie | sofie | sudavie |
| C7AF | usbbav | 00 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | 0 | aven |
| C7B4 | ep0cs | 80 | uuuu u0uu | 0 | 0 | chgset | dstall | outbsy | inbsy | hsnak | ep0stall |
| C7B5 | in0bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | bc2 | bc1 | bc0 |
| C7B6 | in1cs | 00 | uuuu uu00 | 0 | 0 | 0 | 0 | 0 | 0 | in1bsy | in1stl |
| C7B7 | in1bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |



| | | Hex | | | | | | | | | |
|----------------|---------|---------------|--------------|--------------|------|--------|--------|--------|-------|-------------|---------------|
| Hex address | Name | hard reset | USB reset | bit7 | bit6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| C7B8 | in2cs | 00 | uuuu uu00 | 0 | 0 | 0 | 0 | 0 | 0 | in2bsy | in2stl |
| C7B9 | in2bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | bc2 | bc1 | bc0 |
| С7ВА | in3cs | 00 | uuuu uu00 | 0 | 0 | 0 | 0 | 0 | 0 | in3bsy | in3stl |
| C7BB | in3bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | bc2 | bc1 | bc0 |
| C7BC | in4cs | 00 | uuuu uu00 | 0 | 0 | 0 | 0 | 0 | 0 | in4bsy | in4stl |
| C7BD | in4bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7BE | in5cs | 00 | uuuu uu00 | 0 | 0 | 0 | 0 | 0 | 0 | in5bsy | in5stl |
| C7BF | in5bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7C5 | out0bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7C6 | out1cs | 02 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | out1bs v | out1stl |
| C7C7 | out1bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7C8 | out2cs | 02 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | out2bs v | out2stl |
| C7C9 | out2bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7CA | out3cs | 02 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | out3bs v | out3stl |
| С7СВ | out3bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | bc2 | bc1 | bc0 |
| C7CC | out4cs | 02 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | out4bs v | out4stl |
| C7CD | out4bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7CE | out5cs | 02 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | out5bs y | out5stl |
| C7CF | out5bc | 00 | uuuuu uuu | 0 | bc6 | bc5 | bc4 | bc3 | Bc2 | bc1 | bc0 |
| C7D6 | usbcs | 00 | uuuuu uuu | wakesr c | 0 | sofgen | 0 | discon | 0 | forcej | sigr- sume |
| C7D7 | togctl | 00 | uuuuu uuu | q | S | r | io | 0 | ep2 | ep1 | ер0 |
| C7D8 | usbfrml | 00 | uuuuu uuu | fc7 | fc6 | fc5 | fc4 | fc3 | fc2 | fc1 | fc0 |
| C7D9 | usbfrmh | 00 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | fc10 | fc9 | fc8 |
| C7DB | fnaddr | 00 | 0000 | 0 | fa6 | fa5 | fa4 | fa3 | fa2 | fa1 | fa0 |
| C7DD | usbpair | 00 | uuuuu uuu | isosen d0 | 0 | 0 | pr4out | pr2out | 0 | pr4in | pr2in |



| Hex address | Name | Hex hard reset | USB reset | bit7 | bit6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|----------------|------------|----------------------|--------------|------|--------|-------------|---------|--------|---------|-------------|---------|
| C7DE | inbulkval | | | 0 | 0 | in5val | in4val | in3val | in2val | in1val | in0val |
| C7DF | outbulkval | | | 0 | 0 | out5va I | out4val | | out2val | out1va I | |
| C7E0 | inisoval | 07 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | 0 | in8val |
| C7E1 | outisoval | 07 | uuuuu uuu | 0 | 0 | 0 | 0 | 0 | 0 | 0 | out8val |
| C7E2 | isostaddr | | | 0 | addr10 | addr9 | addr8 | addr7 | addr6 | addr5 | addr4 |
| C7E3 | isosize | | | 0 | size10 | size9 | size8 | size7 | size6 | size5 | size4 |
| C7E8 | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7E9 | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7EA | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7EB | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7EC | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7ED | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7EE | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7EF | setupbuf | 00 | uuuuu uuu | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
| C7F0 | out8addr | 00 | uuuuu uuu | a9 | a8 | a7 | а6 | a5 | a4 | 0 | 0 |
| C7F8 | in8addr | 00 | uuuuu uuu | a9 | a8 | a7 | а6 | a5 | a4 | 0 | 0 |

Note: Key to abbreviations used in the table:

▶U - unchanged value after reset

▶Un - unknown

Table 24.USB buffer and register map

7.3 Control endpoints

Each USB device is allocated by endpoint numbers. The endpoint 0 (EP0) is reserved for control transfers. Using USB requests, the host uses EP0 for device configuration.

The device processes the SET_ADDRESS request and sets the address in the fnaddr register. Firmware interrupts this request as configured in the usbien register.

All other USB device requests must be processed by firmware.

7.3.1 Control endpoint 0 implementation

Every USB device must have the endpoint 0, it is the special control endpoint.



7.3.2 Endpoint 0 registers

| Register name | Bit name | Bit description | | |
|---------------|------------|------------------------------------|--|--|
| usbien(0) | sudavie | Setup data valid interrupt enable | | |
| usbien(2) | sutokie | Setup token interrupt enable | | |
| usbirq(0) | sudavir | Setup data valid interrupt request | | |
| usbirq(2) | sutokir | Setup token interrupt request | | |
| setupdat0 | Setup Data | 8 bytes setup data packet | | |
| setupdat7 | Buffer | | | |
| in_irq(0) | in0ir | IN 0 endpoint interrupt request | | |
| out_irq(0) | out0ir | OUT 0 endpoint interrupt request | | |
| in_ien(0) | in0ien | IN 0 endpoint interrupt enable | | |
| out_ien(0) | out0ien | OUT 0 endpoint interrupt enable | | |
| ep0cs(0) | ep0stall | Endpoint 0 STALL bit | | |
| ep0cs(1) | hsnak | Handshake NAK | | |
| ep0cs(2) | inbsy | IN 0 buffer busy flag | | |
| ep0cs(3) | outbsy | OUT 0 buffer busy flag | | |
| ep0cs(4) | dstall | Send STALL in the data stage | | |
| ep0cs(5) | chgset | Setup Buffer content was changed | | |
| in0bc | Register | IN 0 byte counter | | |
| out0bc | Register | OUT 0 byte counter | | |

Table 25. Endpoint 0 Register



7.3.3 Control transfer examples

A control transfer consists of two or three stages:

- Setup stage
- Data stage (optional)
- · Status stage

7.3.3.1 Control write transfer example




Figure 26. Control Write Transfer

After receiving the SETUP token, the USB controller sets the hsnak and sutokir bits. If an 8-byte data packet is received correctly, the USB controller sets the sudavir bit. Setting sutokir and (or) sudavir bits generates the appropriate interrupts. The data stage consists of one or more OUT bulk-like transactions.

The USB controller generates the OUT 0 interrupt request by setting the out0ir bit after each correct OUT transaction during the data stage. Out0bc register contains the number of data bytes received in the last OUT transaction. The MCU services the interrupt request and then prepares the endpoint for the next transaction by reloading the out0bc register with any value (setting outbsy bit). The status stage of a control transfer is the last operation in the sequence.

The MCU clears the hsnak bit (by writing 1 to it) to instruct the USB controller to ACK the status stage. The USB controller sends a STALL handshake when both hsnak and stall bits are set.



7.3.3.2 Control read transfer example




Figure 27. Control Read Transfer

Control read transfer is similar to control write transfer with the only difference in the data stage. During the data stage of control read transfers, the USB controller generates the IN 0 interrupt request by setting in0ir bit. This is done after each acknowledge by the host data packet. The MCU loads new data into the IN 0 buffer and then reloads the in0bc register with a valid number of loaded data. Reloading the in0bc register causes the inbsy bit to set and arms the endpoint for the next IN transaction.

The status stage of a control transfer is the last operation in the sequence. The MCU clears the hsnak bit (by writing 1 to it) to instruct the USB controller to ACK the status stage. The USB controller sends the STALL handshake when both hsnak and stall bits are set.

7.3.3.3 No-data control transfer example




Figure 28. No-data Control Transfer



Some control transfers do not have a data stage. In this case the status stage consists of the IN data packet. The MCU clears the hsnak bit (by writing 1 to it) to instruct the USB controller to ACK (acknowledge) the status stage.

7.4 Bulk/Interrupt endpoints

Each USB transaction is formed as a token packet, optional data packet and, optional handshake packet.

Data transfers consist of two or three phases:

- Token packet
- Data packet
- Handshake packet (optional)

Only control, bulk and, interrupt transfers have their own handshake phase.

Isochronous transfers do not contain a handshake phase. Data is transferred during the data packet phase. Two PID types are available for this: DATA0 and DATA1.

7.4.1 Bulk/Interrupt endpoints implementation

The USB controller has 1 to 5 bulk IN endpoints and 1 to 5 bulk OUT endpoints.

7.4.2 Bulk/Interrupt endpoints registers

| Register name | Bit name | Bit description |
|---------------|----------|--|
| inbulkval(x) | Inxval | IN x endpoint valid (x = endpoint number) |
| usbpair | Register | Endpoint pairing register |
| in_ien(x) | Inxien | IN x endpoint interrupt enable (x = endpoint number) |
| inxbuf | Buffer | Endpoint x buffer (x = endpoint number) |
| inxbc | Register | IN x byte count register (x = endpoint number) |
| inxcs(0) | inxstl | IN x endpoint stall bit (x = endpoint number) |
| inxcs(1) | inxbsy | IN x endpoint busy bit (x = endpoint number) |
| in irq(x) | inxir | IN x endpoint interrupt request |

Table 26. Bulk/Interrupt IN endpoints registers

| Register name | Bit name | Bit description |
|---------------|----------|---|
| out- | Outxval | OUT x endpoint valid (x = endpoint number) |
| bulkval(x) | | |
| usbpair | Register | Endpoint pairing register |
| out_ien(x) | Outxien | OUT x endpoint interrupt enable (x = endpoint number) |
| | | |
| outxbuf | Buffer | Endpoint x buffer (x = endpoint number) |
| outxbc | Register | OUT x byte count register (x = endpoint number) |
| outxcs(0) | Outxstl | OUT x endpoint stall bit (x = endpoint number) |
| outxcs(1) | Outxbsy | OUT x endpoint busy bit (x = endpoint number) |
| out_irq(x) | Outxir | OUT x endpoint interrupt request |

Table 27. Bulk OUT endpoints registers



7.4.3 Bulk and interrupt endpoints initialization

The MCU sets the appropriate valid bits in the in(out)bulkval register to enable bulk IN (OUT) endpoints for normal operation.

7.4.3.1 Bulk and interrupt transfers

a) IN transfers




Figure 29. Bulk IN transfer

The host issues an IN token to receive bulk data. If the inxbsy bit is set, the USB controller responds by returning a data packet. If the host receives a valid data packet, it responds with an ACK handshake.

After receiving a valid ACK handshake from the host, the USB controller sets the inxir bit and clears the inxbsy bit. Setting the inxir bit generates an interrupt request for IN x endpoint (x = appropriate number of endpoint).

The MCU services the interrupt request. During a service interrupt request the MCU loads new data into the inxbuf buffer and then reloads the inxbc register with a valid number of data bytes to set the inxbsy bit. IN x endpoint is armed for the next transfer when the inxbsy bit is set.

When the inxbsy bit is not set, the USB controller returns NAK handshake for each IN token from the host. When the inxstl bit is set, the USB controller returns the STALL handshake.

| Errors in IN token | Inxbsy | Inxstl | USB controller to host response |
|--------------------|--------|--------|---------------------------------|
| NO | 1 | 0 | Inxbc bytes data packet |
| NO | 0 | 1 | STALL |
| NO | 0 | 0 | NAK |
| NO | 1 | 1 | STALL |
| YES | - | - | No response |

Table 28. The USB controller response for IN Token



b) OUT transfers




Figure 30. Bulk OUT transfer

When the host wants to transmit bulk data, it issues an OUT Token packet followed by a data packet. An ACK handshake is returned to the host and the outxir bit is set when the USB controller receives an error free OUT, data packets and, the outxbsy bit is set. Setting the outxir bit generates an interrupt request for the OUT x endpoint (x = appropriate number of endpoints).

The MCU services the OUT x interrupt request. The received data packet is available in the outxbuf buffer. After servicing an interrupt request, the MCU reloads the outxbc register with any value to set the outxbsy bit. When the outxbsy bit is set the OUT x endpoint is armed for the next OUT transfer.

A NAK handshake is returned to the host when the USB controller receives data packets and an error free OUT but the outxbsy bit is not set.

A STALL handshake is returned to the host when the USB controller receives an error free OUT and data packets and the outxstl bit is set. The USB controller does not return a handshake if any transmission error occurs during an OUT token or data phase.

| Errors in OUT token or in data packet | outxbsy | outxstl | USB controller to host response |
|---------------------------------------|---------|---------|---------------------------------|
| NO | 0 | 0 | NAK |
| NO | 0 | 1 | STALL |
| NO | 1 | 0 | ACK |
| NO | 1 | 1 | STALL |
| YES | - | - | No response |

Table 29. The USB controller response for OUT transfers

7.4.4 Data packet synchronization

Data packet synchronization is achieved through the use of the data sequence toggle bits and the DATA0/DATA1 PIDs. The USB controller automatically toggles DATA0/DATA1 PIDs every bulk transfer.

The MCU can directly set or clear data toggle bits using the togctl register. The MCU clears the toggle bits when the host issues Clear Feature, Set Interface or, selects alternate settings.

To write a toggle bit the MCU performs the following sequence:

- Write to togctl register "000d0eee" value to select endpoint "eee" ("eee" binary value). Endpoint direction bit "d": "d"='0' OUT endpoint; "d"='1' IN endpoint.
- Clear or set toggle bit by writing to togctl register "0srd0eee" value. "sr"='10' setting toggle bit;
 "sr"='01' clearing toggle bit.

nRF24LU1 Product Specification



7.4.5 Endpoint pairing

To enable double buffering the MCU sets the appropriate bits in the usbpair register to '1' (see <u>section 15.1</u> on page 123).

When double buffering is enabled, the MCU may access one buffer of the pair while the USB host accesses the other. When an endpoint is paired, the MCU uses only an even numbered endpoint of the pair.

For example, if the usbpair(0) bit is set, that means that the IN 2 and the IN 3 endpoints are paired. The MCU should not access in3buf data buffer, in3val bit, in3bc register, in3ir bit, in3ien bit, or in3cs registers.

7.4.5.1 Paired IN endpoint status

When both endpoint buffers of the pair are filled and armed, the inxbsy bit is set to '1' by the USB controller and the MCU does not load new data into the inxbuf buffer.

When one or both buffers of the pair are empty (unarmed), the inxbsy bit is set to '0' by the USB controller and the MCU may fill inxbuf with new data and reload the inxbc register to arm the endpoint for transmission. Clearing the inxbsy bit (write a '1') causes both of the paired endpoints to unarm. An interrupt request is generated after each data packet is correctly sent, independent of the inxbsy bit.

7.4.5.2 Paired OUT endpoint status

When the MCU pairs OUT endpoints by setting bit in the usbpair register, it also reloads twice the outxbc register to arm paired OUT endpoints.

When both endpoint buffers of the pair are empty and no data is available for the MCU, the outxbsy bit is set to '1' by the USB controller.

When one or both of the buffers contain valid data, the outxbsy bit is reset to '0' by the USB controller. Clearing the outxbsy bit (write a '1') causes both of the paired endpoints to unarm. An interrupt request is generated after each data packet is correctly received, independent of outxbsy bit or dstall. To receive an interrupt you must arm the endpoint by setting outxbc to a non-zero value.

7.5 Isochronous endpoints

Isochronous (ISO) transactions have a token and a data phase, but no handshake phase. ISO transactions do not support a handshake phase or retry capability and they do not support a data toggle synchronization mechanism.

Isochronous transmission is double buffered. An ISO FIFO swap occurs for every start of frame packet.

7.5.1 Isochronous endpoints implementation

The USB controller contains one IN endpoint and one isochronous OUT endpoint (Endpoint 8 IN/OUT).



7.5.2 Isochronous endpoints registers

| Register name | Bit name | Bit description |
|---------------|----------|---|
| inisoval | in8val | IN 8 endpoint valid |
| in8addr | register | IN 8 endpoint address register |
| usbpair(7) | isosend0 | ISO endpoints send a zero length data packet if it is empty |
| usbien(1) | sofie | Start of Frame interrupt enable |
| in8data | register | IN 8 endpoint data register |
| usbirq(1) | sofir | Start of Frame interrupt request |

Table 30. ISO IN endpoint registers

| Register name | Bit name | Bit description |
|---------------|----------|-----------------------------------|
| outisoval | out8val | OUT 8 endpoint valid |
| out8addr | register | OUT 8 endpoint address register |
| usbien(1) | sofie | Start of Frame interrupt enable |
| out8data | register | OUT 8 endpoint data register |
| usbirq(1) | sofir | Start of Frame interrupt request |
| out8bch | register | Received byte count register high |
| out8bcl | register | Received byte count register low |
| isoerr | iso8err | OUT 8 endpoint CRC error |

Table 31. ISO OUT endpoint registers

7.5.3 ISO endpoints initialization

The MCU performs the following steps to enable isochronous IN (OUT) endpoints for normal operation:

- Sets the appropriate valid bits into the in(out)isoval register.
- Sets the endpoint's FIFO size by loading the start address into the in(out)8addr register.
- Sets the isosend0 bit into the usbpair register for IN endpoints only.
- Enables the start of frame interrupt by setting the sofie bit in the usbien register.

7.5.4 ISO transfers

The MCU serves all the ISO endpoints in response to a start of frame interrupt request.

7.5.4.1 ISO IN transfers



Figure 31. ISO IN transfer

The MCU loads new data into the ISO IN endpoint buffer(s) at every start of frame interrupt request. The ISO IN endpoint is accessed through the in8data register. The USB controller keeps track of the number of bytes that the MCU loads and sends loaded data during the next frame.

nRF24LU1 Product Specification



When the host wants to receive ISO data, it issues an IN token for a specific endpoint. If the IN buffer the host selected contains data, the USB controller responds by returning a data packet.

If the buffer is empty the USB controller behavior depends on the isosend0 bit:

- If the isosend0 bit is set, the USB controller responds with a zero byte length data packet.
- If the isosend0 bit is not set, USB controller does not respond.

7.5.4.2 ISO OUT transfers



Figure 32. ISO OUT transfer

With every start of frame interrupt request the MCU reads data that was sent by the host in the previous frame. Out8bch and out8bcl registers contain the number of transferred bytes. Data is accessible through the out8data register. The USB controller sets the iso8err bit when the ISO data packet is corrupted.

7.6 Memory configuration

7.6.1 On-chip memory map

All endpoint buffers are located in a single 512 byte memory block. Bulk OUT buffers block start at usbra-maddr=000h. You can program localization of the Bulk IN buffers using binstaddr register. If the host sends a packet which is larger than the configured buffer size, the USB controller will not NAK or STALL.

You can program start of ISO buffers using isostaddr register. Additionally, program size of the ISO buffers using isosize register.

Note: All ISO endpoints are double buffered.

<u>Figure 33.</u> shows on-chip memory organization. See <u>Appendix B on page 170</u> for various USB memory configurations.






Figure 33. On-chip memory map

7.6.2 Setting ISO FIFO size

128 byte ISO buffers memory may be distributed over the two endpoint addresses: EP8 IN and EP8 OUT. The MCU initializes the endpoint FIFO sizes by setting the starting address for each FIFO. The first FIFO starting address is 0x000H. The size of an isochronous endpoint FIFO is determined by subtracting consecutive values of FIFO 8 starting addresses.

Note: Only the six most significant bits can be written by the MCU (see Figure 34. on page 76).




Figure 34. FIFO 8 starting address



The LSB values of the in(out)8addr register are always zero, that is, the smallest size of FIFO buffer for each ISO endpoints is 16 bytes.

7.6.3 Setting Bulk OUT size




Figure 35. Bulk OUT x starting address

Bulk OUT buffers memory can be distributed over the 6 bulk OUT endpoints. Size of each Bulk OUT endpoint should be programmed using boutxaddr registers. When OUT x endpoint is not used the boutxaddr for this endpoint should be set to 000h.

The first starting address (EP0 OUT) is 000H. The size of a bulk OUT endpoint is determined by subtracting consecutive values of bulk OUT x starting addresses. The size of Bulk OUT buffer is a multiple of two bytes.

Here is an example initialization of the boutxaddr registers:

7.6.4 Setting Bulk IN size




Figure 36. Bulk IN x starting address

Bulk IN buffers memory can be distributed over the 6 bulk IN endpoints. Size of each bulk IN endpoint is programmed using binxaddr registers.



When IN x endpoint does not exist (or is not used) the binxaddr for it should be set to 000h. The first starting address (EP0 IN) is 000H. The size of a Bulk IN endpoint is determined by subtracting consecutive values of Bulk IN x starting addresses. The size of Bulk IN buffer is a multiple of two bytes.

Here is an example initialization of the binxaddr registers:

7.7 The USB controller interrupts

The USB controller provides the two following interrupt signals for MCUs:

- USBWU
- USBIRQ

The USB controller generates interrupts by setting the USBWU or USBIRQ signal high and then setting it low. This interrupt request pulse is detected by the MCU as an edge triggered interrupt.

7.7.1 Wakeup interrupt request

When the USB controller is suspended by the host, it can be resumed in two ways:

- By the MCU setting the wakeup bit6 of USBCON SFR register.
- By receiving a resume request from the host.

After resuming, the USB controller generates a wakeup interrupt request by setting the USBWU signal high.

7.7.2 USB interrupt request

The USB interrupt request is provided through the USBIRQ signal and includes:

- 12 bulk endpoint interrupts
- Start of frame interrupt (sofir)
- Suspend interrupt (suspir)
- USB reset interrupt (uresir)
- Setup token interrupt (sutokir)
- Setup data valid interrupt (sudavir)

Figure 37. on page 80 shows all the interrupt sources and their natural priority.

After servicing the USB controller interrupt, the MCU clears the individual interrupt request flag in the USB registers. If any other USB interrupts are pending, the act of clearing the interrupt request flag causes the

nRF24LU1 Product Specification



USB controller to generate another pulse for the highest priority pending interrupt. If more than one interrupt is pending, each is serviced in the priority order.

The sequence of clearing the interrupt requests is important. The MCU first clears the main interrupt request flag (USBIRQ) and then each individual interrupt request in the USB controller register (usbirq).

Clearing the interrupt source immediately generates an interrupt pulse for the next pending interrupt. The interrupt may be lost when the MCU clears the main interrupt request flag after clearing the individual interrupt source.

Note: There is a difference between the interrupt USBIRQ, which is defined in <u>Table 135.</u>, and the register usbirg described in <u>Table 42.</u>






Figure 37. The USB controller interrupt sources



7.7.3 USB interrupt vectors

The USB controller prioritizes the USB interrupts if two or more occur simultaneously. The vector of the active interrupt is available in the ivec register. <u>Table 32.</u> shows the contents of the ivec register for the USB interrupts.

| Source of interrupt | Register bit | Contents of ivec register |
|---------------------|--------------|---------------------------|
| sudav | usbirq(0) | 0x00H |
| sof | usbirq(1) | 0x04H |
| sutok | usbirq(2) | 0x08H |
| suspend | usbirq(3) | 0x0CH |
| usbreset | usbirq(4) | 0x10H |
| ep0in | In_irq(0) | 0x18H |
| ep0out | out07irq(0) | 0x1CH |
| ep1in | In_irq(1) | 0x20H |
| ep1out | out07irq(1) | 0x24H |
| ep2in | In_irq(2) | 0x28H |
| ep2out | out07irq(2) | 0x2CH |
| ep3in | In_irq(3) | 0x30H |
| ep3out | out07irq(3) | 0x34H |
| ep4in | In_irq(4) | 0x38H |
| ep4out | out07irq(4) | 0x3CH |
| ep5in | In_irq(5) | 0x40H |
| ep5out | out07irq(5) | 0x44H |

Table 32. Interrupt vectors

7.8 The USB controller registers

The microprocessor interfaces with the USB controller logic through the following registers and RAM buffers.

7.8.1 Bulk IN data buffers (inxbuf)

Six 32 byte bulk IN buffers are in RAM memory.

| Address | Name | Function |
|-----------------|--------|---------------------------|
| 0xC700H-0xC71FH | in0buf | 32 bytes bulk 0 IN buffer |
| 0xC680H-0xC69FH | in1buf | 32 bytes bulk 1 IN buffer |
| 0xC600H-0xC61FH | in2buf | 32 bytes bulk 2 IN buffer |
| 0xC580H-0xC59FH | in3buf | 32 bytes bulk 3 IN buffer |
| 0xC500H-0xC51FH | in4buf | 32 bytes bulk 4 IN buffer |
| 0xC480H-0xC49FH | in5buf | 32 bytes bulk 5 IN buffer |

Table 33. Bulk IN endpoints memory locations



7.8.2 Bulk OUT data buffers (outxbuf)

Six 32 byte bulk OUT buffers are in RAM memory.

| Address | Name | Function |
|-----------------|---------|----------------------------|
| 0xC6C0H-0xC6FFH | out0buf | 32 bytes bulk 0 OUT buffer |
| 0xC640H-0xC67FH | out1buf | 32 bytes bulk 1 OUT buffer |
| 0xC5C0H-0xC5FFH | out2buf | 32 bytes bulk 2 OUT buffer |
| 0xC540H-0xC57FH | out3buf | 32 bytes bulk 3 OUT buffer |
| 0xC4C0H-0xC4FFH | out4buf | 32 bytes bulk 4 OUT buffer |
| 0xC440H-0xC47FH | out5buf | 32 bytes bulk 5 OUT buffer |

Table 34. Bulk OUT endpoints memory locations

7.8.3 Isochronous OUT endpoint data FIFO (out8dat)

| Address | Name | Function |
|---------|----------|---------------------------------------|
| 0xC760H | out8data | ISO OUT endpoint 8 data FIFO register |

Table 35. The out8dat register

7.8.4 Isochronous IN endpoint data FIFOs (in8dat)

| Address | Name | Function |
|---------|---------|--------------------------------------|
| 0xC768H | in8data | ISO IN endpoint 8 FIFO data register |

Table 36. The in8dat register

7.8.5 Isochronous data bytes counter (out8bch/out8bcl)

| Address | Name | Function |
|---------|---------|--------------------------------------|
| 0xC770H | out8bch | ISO OUT endpoint 8 data counter high |
| 0xC771H | out8bcl | ISO OUT endpoint 8 data counter low |

Table 37. The outxbch/bcl register

7.8.6 Isochronous transfer error register (isoerr)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|---|---|---|---|---|---------|
| 0xC7A0H | - | - | - | ı | - | ı | - | iso8err |

Table 38. The isoerr register

The isoerr register is updated at every Start Of Frame. The iso8err bits indicate that an error occurred during the receiving of ISO OUT 8 endpoint data packet.

Iso8err bit = 1 means that a CRC error occurred, but received data is available in the out8data register.



7.8.7 The zero byte count for ISO OUT endpoints (zbcout)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|---|---|---|---|---|-----|
| 0xC7A2H | - | - | - | - | _ | - | - | ep8 |

Table 39. The zbcout register

The ep8 bit is set to '1' when zero-byte ISO OUT data packet is received for OUT 8 endpoint in the previous frame.

7.8.8 Endpoints 0 to 5 IN interrupt request register (in_irq)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|-------|-------|-------|-------|-------|-------|
| 0xC7A9H | - | - | in5ir | in4ir | in3ir | in2ir | in1ir | in0ir |

Table 40. The in_irq register

inxir is set to '1' when IN packet transmits and ACK receives from the host. Firmware sets inxir to '1' to clear interrupt.

7.8.9 Endpoints 0 to 5 OUT interrupt request register (out_irq)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|--------|--------|--------|--------|--------|--------|
| 0xC7AAH | - | - | out5ir | out4ir | out3ir | out2ir | out1ir | out0ir |

Table 41. The out_irq register

outxir is set to '1' when OUT packet is received error free. Firmware sets outxir to '1' to clear interrupt.

7.8.10 The USB interrupt request register (usbirq)

| Address | Bit | Name | Function |
|---------|-----|---------|--|
| 0xC7AB | 7:5 | | Must be zero |
| | 4 | uresir | USB reset interrupt request |
| | | | 1: a USB bus reset is detected |
| | 3 | suspir | USB suspend interrupt request |
| | | | 1: USB SUSPEND signaling detected |
| | 2 | sutokir | SETUP token interrupt request |
| | | | 1: SETUP token detected |
| | 1 | sofir | Start of frame interrupt request |
| | | | 1: SOF packet received |
| | 0 | sudavir | SETUP data valid interrupt request |
| | | | 1: error free SETUP data packet received |

Table 42. The usbirg bit functions

Firmware clears an interrupt request by writing '1' to the corresponding request bit.



7.8.11 Endpoint 0 to 5 IN interrupt enables (In_ien)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|--------|--------|--------|--------|--------|--------|
| 0xC7AC | - | - | in5ien | in4ien | in3ien | in2ien | in1ien | in0ien |

Table 43. The In_ien register

Firmware sets inxien to '1' to enable interrupt.

7.8.12 Endpoint 0 to 5 OUT interrupt enables (out_ien)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|---------|---------|---------|---------|---------|---------|
| 0xC7AD | - | - | out5ien | out4ien | out3ien | out2ien | out1ien | out0ien |

Table 44. The In_ien register

Firmware sets outxien to '1' to enable interrupt.

7.8.13 USB interrupt enable (usbien)

| Address | Bit | Name | Function |
|---------|-----|---------|--------------------------------------|
| 0xC7AE | 7:5 | - | Must be zero |
| | 4 | uresie | USB reset to enable interrupt |
| | 3 | suspie | USB suspend to enable interrupt |
| | 2 | sutokie | SETUP token to enable interrupt |
| | 1 | sofie | Start of frame to enable interrupt |
| | 0 | sudavie | SETUP data valid to enable interrupt |

Table 45. The usbien register



7.8.14 Endpoint 0 control and status register (ep0cs)

| Address | Bit | Name | Function |
|---------|-----|----------|---|
| 0xC7B4 | 7:6 | - | Must be zero |
| | 5 | chgset | Setup Buffer content was changed. |
| | | | Chgset=1 - setup buffer was changed. |
| | | | Chgset=0 - setup buffer was not changed. |
| | | | The MCU clears the chgset bit by writing a '1' to it. |
| | | | The chgset bit is automatically set when USB controller |
| | | | receives setup data packet. |
| | 4 | dstall | Send STALL in the data stage. |
| | | | If dstall bit is set to '1', the USB controller sends a |
| | | | STALL handshake for any IN or OUT token in the data |
| | | | stage. When dstall is set and USB controller sends |
| | | | STALL in the data stage, the ep0stall is automatically |
| | | | set to '1' and USB controller sends STALL handshake |
| | | | also in the status stage. dstall is automatically cleared |
| | | | when a SETUP token arrives. The MCU sets this bit by |
| | | | writing '1' to it. |
| | | | The MCU should set dstall bit after last successful trans- |
| | | | action in the data stage. When there were not excessive |
| | | | transactions in the data stage and the next transaction |
| | | | is in the correct status stage the USB controller will |
| | | . 1 | answer based on hsnak and ep0stall settings. |
| | 3 | outbsy | OUT0 endpoint busy bit. Outbsy is a read only bit that is |
| | | | automatically cleared when a SETUP token arrives. The |
| | | | MCU sets this bit by writing a dummy value to the |
| | | | out0bc register. |
| | | | 1: USB controller controls the OUT 0 endpoint buffer. |
| | 2 | | 0: the MCU controls of the OUT 0 endpoint buffer. |
| | 2 | inbsy | INO endpoint busy bit. inbsy is a read only bit that is |
| | | | automatically cleared when a SETUP token arrives. The |
| | | | MCU sets this bit by reloading the in0bc register. 1: USB controller controls the IN 0 endpoint buffer. |
| | | | · |
| | 1 | hsnak | 0: the MCU controls the IN 0 endpoint buffer. If hsnak bit is set to '1', the USB controller responds with |
| | ı | IISIIAK | a NAK handshake for every packet in the status stage. |
| | | | hsnak bit is automatically set when a SETUP token |
| | | | arrives. The MCU clears the hsnak bit by writing a '1' to |
| | | | it. |
| | 0 | ep0stall | Endpoint 0 stall. |
| | | Eboscari | 1: the USB controller sends a STALL handshake for any |
| | | | IN or OUT token. This is done in the data or handshake |
| | | | phases of the CONTROL transfer. Ep0stall is automati- |
| | | | cally cleared when a SETUP token arrives. The MCU |
| | | | sets this bit by writing '1' to it. |
| | | | Solo tino bit by writing i to it. |

Table 46. ep0cs register



7.8.15 Endpoint 0 to 5 IN byte count registers (inxbc)

| Address | Name | Function |
|---------|-------|-----------------------------------|
| 0xC7B5 | in0bc | IN 0 endpoint byte count register |
| 0xC7B7 | in1bc | IN 1 endpoint byte count register |
| 0xC7B9 | in2bc | IN 2 endpoint byte count register |
| 0xC7BB | in3bc | IN 3 endpoint byte count register |
| 0xC7BD | in4bc | IN 4 endpoint byte count register |
| 0xC7BF | in5bc | IN 5 endpoint byte count register |

Table 47. Endpoint 0 to 5 IN byte count register locations

After loading the IN x endpoint buffer, the MCU writes to the inxbc register with the number of loaded bytes. Writing to the inxbc register causes the arming of IN x endpoint by setting the inxbsy bit to '1'.

When the host sends IN token for IN x endpoint and inxbsy bit is set, the USB controller responds with an inxbc size data packet.

7.8.16 Endpoint 1 to 5 IN control and status registers (inxcs)

| Address | Name | Function |
|---------|-------|---|
| 0xC7B6 | in1cs | IN 1 endpoint control and status register |
| 0xC7B8 | in2cs | IN 2 endpoint control and status register |
| 0xC7BA | in3cs | IN 3 endpoint control and status register |
| 0xC7BC | in4cs | IN 4 endpoint control and status register |
| 0xC7BE | in5cs | IN 5 endpoint control and status register |

Table 48. Endpoint 1 to 5 IN control and status register locations

| Bit | Symbol | Function |
|-----|--------|--|
| 7:2 | - | Not used. |
| 1 | inxbsy | IN x endpoint busy bit. |
| | | 1: the USB controller takes control of the IN x endpoint buffer. |
| | | 0: the MCU takes control of the IN x endpoint buffer. |
| | | When the host sends an IN token for IN x endpoint and the inxbsy |
| | | bit is set, the USB controller responds with inxbc size data packet |
| | | and clears the inxbsy bit. |
| | | 0: the IN x endpoint is empty and ready for loading by the MCU. |
| | | 1: the MCU does not access the IN x endpoint buffer. |
| | | A '1' to '0' transition of the inxbsy bit generates an interrupt request |
| | | for the IN x endpoint. The MCU sets the inxbsy bit by reloading the |
| | | inxbc register. |
| 0 | inxstl | IN x endpoint stall bit. |
| | | 1: the USB controller returns a STALL handshake for all requests |
| | | to the endpoint x. |

Table 49. The inxcs register description



7.8.17 Endpoint 0 to 5 OUT byte count registers (outxbc)

| Address | Name | Function |
|---------|--------|------------------------------------|
| 0xC7C5H | out0bc | OUT 0 endpoint byte count register |
| 0xC7C7H | out1bc | OUT 1 endpoint byte count register |
| 0xC7C9H | out2bc | OUT 2 endpoint byte count register |
| 0xC7CBH | out3bc | OUT 3 endpoint byte count register |
| 0xC7CDH | out4bc | OUT 4 endpoint byte count register |
| 0xC7CFH | out5bc | OUT 5 endpoint byte count register |

Table 50. Endpoint 0 to 5 OUT byte count register locations

The outxbc register contains the number of bytes sent during the last OUT transfer from the host to an OUT x endpoint. The outxbc is a read only register that is updated by the USB controller.

7.8.18 Endpoint 1 to 5 OUT control and status registers (outxcs)

| Address | Name | Function |
|---------|--------|--|
| 0x7C6H | Out1cs | OUT 1 endpoint control and status register |
| 0x7C8H | Out2cs | OUT 2 endpoint control and status register |
| 0x7CAH | Out3cs | OUT 3 endpoint control and status register |
| 0x7CCH | Out4cs | OUT 4 endpoint control and status register |
| 0x7CEH | Out5cs | OUT 5 endpoint control and status register |

Table 51. Endpoint 1 to 5 OUT control and status register locations

| Bit | Symbol | Function |
|-----|---------|---|
| | - | Not used |
| 1 | outxbsy | OUT x endpoint busy bit. |
| | | 1: the USB controller takes control of the OUT x endpoint buffer. |
| | | 0: the MCU takes control of the OUT x endpoint buffer. |
| | | When the host sends an OUT token for an OUT x endpoint and the |
| | | outxbsy bit is set, the USB controller receives an OUT data |
| | | packet and clears the outxbsy bit. If outxbsy='1', the OUT x end- |
| | | point is empty and ready to receive the next data packet from the |
| | | host. When outxbsy='1', the MCU does not read the OUT x end- |
| | | point buffer. A '1' to '0' transition of the outxbsy bit generates an |
| | | interrupt request for the OUT x endpoint. The MCU sets the outx- |
| | | bsy bit by reloading the outxbc register with a dummy value. |
| 0 | outxstl | OUT x endpoint stall bit. |
| | | If outxstl='1', the USB controller returns a STALL handshake for all |
| | | requests to the endpoint x. |

Table 52. The outxcs register description



7.8.19 USB control and status register (usbcs)

| Address | Bit | Name | Function |
|---------|-----|----------|---|
| 0xC7D6 | 7 | wakesrc | Wakeup source. This bit indicates that a wakeup pin resumed the USB controller. The MCU resets this bit |
| | | | by writing a '1' to it. |
| | 6 | _ | Not used. |
| | 5 | sofgen | Sofgen= 1 - internal SOF timer is used to generate |
| | | | SOF interrupt in case when SOF issued by USB host |
| | | | was missed. |
| | | | Sofgen= 0 - internal SOF timer is disabled. |
| | | | Default value (after reset) is '0'. |
| | 4 | - | Not used. |
| | 3 | discon | 1: Disconnect the 1.5 kohm internal pull-up resistor |
| | | | on D+ line, 0: Normal |
| | 2 | - | Not used. |
| | 1 | forcej | Forcej should be used only in the suspend state. The |
| | | | MCU should set forcej bit to drive J state on the USB |
| | | | lines and then clear forcej and set sigrsume to drive |
| | | | resume-K state on the USB lines. Forcing J state |
| | | | between idle and K state can be done to raise the |
| | | | crossover voltage and eliminate any false SE0. |
| | 0 | sigrsume | Signal remote device resume. If the MCU sets this bit |
| | | | to '1', the USB controller sets K state on the USB. |

Table 53. The usbcs bit functions

7.8.20 Data toggle control register (togctl)

| Address | Bit | Name | Function |
|---------|-----|------|--|
| 0xC7D7 | 7 | đ | Data toggle value q='1' means that data toggle for endpoint selected by ep2,ep1,ep0 and io bits is set to DATA1. q='0' means that data toggle for endpoint selected by ep2,ep1,ep0 and io bits is set to DATA0. Before reading this bit, the MCU writes the ep2, ep1, ep0 and io bits. |
| | 6 | S | Set data toggle to DATA1. Writing '1' to this bit when endpoint is selected (ep2, ep1, ep0, io bits) causes setting the data toggle to DATA1. |
| | 5 | r | Reset data toggle to DATA0. Write '1' to this bit when endpoint is selected (ep2, ep1, ep0, io bits) causes setting data toggle to DATA0. |
| | 4 | io | Select IN or OUT endpoint io='1' selects IN endpoint, i0='0' selects OUT endpoint. |
| | 3 | - | Not used. |
| | 2 | ep2 | Select number of endpoint. Valid values are 0 to 5 (000 – 101). |
| | 1 | ep1 | |
| | 0 | ep0 | |

Table 54. The togctl bit functions



7.8.21 USB frame count low (usbframel/usbframeh)

| | Address | Name | Function |
|---|---------|-----------|----------------------|
| ĺ | 0xC7D8 | usbframel | USB frame count low |
| ĺ | 0xC7D9 | usbframeh | USB frame count high |

Table 55. USB frame count low (usbframel/usbframeh)

The USB controller copies the frame count into the usbframel and usbframeh registers at every SOF (Start Of Frame). These registers are read only.

Note: Frame count wraps from 3ffh to 000h.

7.8.22 Function address register (fnaddr)

| Address | Name | Function |
|---------|--------|------------------------------|
| 0xC7DB | fnaddr | USB function address (1-127) |

Table 56. Function address register (fnaddr)

The USB controller copies the "function address" which was sent by the host into the fnaddr register. The USB controller responds only with its assigned address. The fnaddr is a read only register.

7.8.23 USB endpoint pairing register (usbpair)

| Address | Bit | Name | Function |
|---------|-----|----------|--|
| 0xC7DD | 7 | isosend0 | ISO endpoints send zero length data packet. |
| | | | If the USB controller receives IN token for the isochro- |
| | | | nous endpoint and IN endpoint FIFO is empty, the |
| | | | USB controller response depends on the isosend0 |
| | | | bit. |
| | | | If isosend0='1', the USB controller sends a zero |
| | | | length data packet. |
| | | | If isosend0='0', the USB controller does not respond. |
| | 6:5 | | Not used. |
| | 4 | pr4out | 1: Pair bulk OUT 4 and bulk OUT 5 endpoints. |
| | 3 | pr2out | 1: Pair bulk OUT 2 and bulk OUT 3 endpoints. |
| | 2 | pr6in | 1: Pair bulk IN 6 and bulk IN 7 endpoints. |
| | 1 | pr4in | 1: Pair bulk IN 4 and bulk IN 5 endpoints. |
| | 0 | pr2in | 1: Pair bulk IN 2 and bulk IN 3 endpoints. |

Table 57. The usbpair bit functions

7.8.24 Endpoints 0 to 5 IN valid bits (Inbulkval)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|--------|--------|--------|--------|--------|--------|
| 0xC7DE | 0 | 0 | in5val | in4val | in3val | in2val | in1val | in0val |

Table 58. The inbulkval register

If inxval='1', the IN x endpoint is active. When inxval='0', the IN x endpoint is inactive and the USB controller does not respond if IN x endpoint is addressed.



7.8.25 Endpoints 0 to 5 OUT valid bits (outbulkval)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|---------|---------|---------|---------|---------|---------|
| 0xC7DF | 0 | 0 | out5val | out4val | out3val | out2val | out1val | out0val |

Table 59. The outbulkval register

If outxval='1', the OUT x endpoint is active. When outxval='0', the OUT x endpoint is inactive and the USB controller does not respond if OUT x endpoint is addressed.

7.8.26 Isochronous IN endpoint valid bits (inisoval)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|---|---|---|---|---|--------|
| 0xC7E0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | in8val |

Table 60. The inisoval register

If in8val='1', the IN 8 endpoint is active. When in8val='0', the IN 8 endpoint is inactive and the USB controller does not respond if IN 8 endpoint is addressed.

7.8.27 Isochronous OUT endpoint valid bits (outisoval)

| Address | MSB | | | | | | | LSB |
|---------|-----|---|---|---|---|---|---|---------|
| 0xC7E1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | out8val |

Table 61. The outisoval register

If out8val='1', the OUT 8 endpoint is active. When out8val='0', the OUT 8 endpoint is inactive and the USB controller does not respond if OUT 8 endpoint is addressed.

7.8.28 SETUP data buffer (setupbuf)

| Address | MSB | | | | | | | LSB |
|---------------|-----|----|----|----|----|----|----|-----|
| 0xCE8H-0xCEFH | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Table 62. The setupbuf buffer

The setupbuf contains the 8 bytes of the SETUP data packet from the latest CONTROL transfer.

7.8.29 ISO OUT endpoint start address (out8addr)

| Address | MSB | | | | | | | LSB |
|---------|-----|----|----|----|----|----|---|-----|
| 0xC7F0H | A9 | A8 | A7 | A6 | A5 | A4 | 0 | 0 |

Table 63. The out8addr start address

7.8.30 ISO IN endpoint start address (in8addr)

| Address | MSB | | | | | | | LSB |
|---------|-----|----|----|----|----|----|---|-----|
| 0xC7F8H | A9 | A8 | A7 | A6 | A5 | A4 | 0 | 0 |

Table 64. The in8addr start address



8 Encryption/Decryption Unit

The nRF24LU1 has dedicated HW for data encryption or decryption according to the AES (Advanced Encryption Standard) algorithm. An AES encryption/decryption consists of the transformation of a 128-bit block into an encrypted 128-bit block.

8.1 Features

The AES block supports both encryption and decryption in ECB, CBC, CFB, OFB and CTR modes using a 128-bit key and optionally a 128-bit initialization vector.

8.1.1 ECB – Electronic Code Book

ECB is the most basic AES encryption/decryption mode. In encryption E the plaintext on DI is converted to a ciphertext on DO. In decryption D the ciphertext on DI is converted to plaintext on DO. ECB must use the last expanded key to decrypt. Decryption reverses encryption operations and is identical to the encryption function.




Figure 38. ECB – Electronic Code Book

8.1.2 CBC – Cipher Block Chaining

CBC adds a feedback mechanism to a block cipher. The result of the previous encryption operation is XOR'ed with incoming data. An initialization vector IV is used for the first iteration. CBC must use the last expanded key to decrypt. Decryption reverses encryption operations and is identical to the encryption function.




Figure 39. CBC - Cipher Block Chaining mode



8.1.3 CFB - Cipher FeedBack

In CFB the output of an encryption operation is fed back to the input of the AES block. An initialization vector IV is used for the first iteration. Input data is encrypted by XORing it with the output of the encryption module. Decryption reverses encryption operations and is identical to the encryption function.




Figure 40. CFB - Cipher FeedBack mode

8.1.4 OFB – Output FeedBack mode

In OFB the output of an encryption operation is fed back to the input of the AES core. An initialization vector IV is used for the first iteration. Input data is encrypted by XORing it with the output of the encryption module. Decryption reverses encryption operations and is identical to the encryption function.




Figure 41. OFB - Output FeedBack mode



8.1.5 CTR – Counter mode

In CTR the output of a counter is the input of the AES core. An initialization vector IV is used to initialize the counter. Input data is encrypted by XORing it with the output of the encryption module. Decryption reverses encryption operations and is identical to the encryption function.




Figure 42. CTR - Counter mode

8.2 Functional description

The MCU initializes the AES block with key (AESKIN) and optionally the initialization vector (AESIV). Then the MCU loads a 128-bit block into AESD, selects mode and starts the operation with AESCS.

When the result is ready, the AESIRQ is asserted and the MCU reads out the AESD register. Alternatively, the AESCS.0 can be polled instead of using interrupts.

| Reset value | Bit | Name | Description |
|-------------|-------|-----------------|--|
| 0x00 | 7:5 | - | Not used |
| | 4:2 | mode | Type of AES encryption/decryption |
| | | | 000: CBC, 001: CFB, 010: OFB, 011: CTR, 100: ECB |
| Ī | 1 | decr | 0: Encrypt, 1: Decrypt |
| | 0 | go | Set by SW to '1' to start operation. SW can poll this signal to check if AES block is busy. Automatically reset by HW when |
| | | | operation is completed. An encrypt or decrypt operation takes about 45 Cclk cycles. |
| | value | 0x00 7:5 4:2 | 0x00 7:5 - 4:2 mode |

Table 65. AESCS register

The AESKIN, AESIV and AESD are 128-bit registers. In order to update or read one of these registers, 16 consecutive write (or read) operations to a single register are required.

The order of writing (or reading) to update a register in nRF24LU1 begins with the last (16th) operation and works back to the first.



AES data sets are normally organized in two dimensional arrays (ai,j):

| a0,0 | a0,1 | a0,1 a0,2 | | | |
|------|------|-----------|------|--|--|
| a1,0 | a1,1 | a1,2 | a1,3 | | |
| a2,0 | a2,1 | a2,2 | a2,3 | | |
| a3,0 | a3,1 | a3,2 | a3,3 | | |

Table 66. A two dimensional array

The array position to write to is decided by AESIA1 which contains two 4 bit pointers for the AESKIN register and the AESIV register. These pointers are incremented by each read/write to AESKIN or AESIV. After 16 reads/writes, the pointers wrap around to the starting value.

The relation of the byte pointer address n and the position in the AES array (ai,j) is given by the following definition:

$$i = n \mod 4$$
; $j = [n / 4]$; $n = 15 - i - 4 * j$

The relationship between the byte pointer address and the AES array position in nRF24LU1 is shown in Table 67. below:

| n = 15 | n = 11 | n = 7 | n = 3 |
|--------|--------|-------|-------|
| n = 14 | n = 10 | n = 6 | n = 2 |
| n = 13 | n = 9 | n = 5 | n = 1 |
| n = 12 | n = 8 | n = 4 | n = 0 |

Table 67. Relation between the byte pointer address and AES data array

| Address | Reset value | Bit | R/W | Description |
|---------|-------------|-----|-----|-------------|
| 0xF1 | 0x00 | 7:0 | RW | AESKIN |
| 0xF2 | 0x00 | 7:0 | RW | AESIV |
| 0xF3 | 0x00 | 7:0 | RW | AESD |

Table 68. AESKIN, AESIV and AESD registers

A partial update can be done by using the AESIA1 or AESIA2 registers (see <u>Table 69.</u> and <u>Table 70.</u>).

By setting AESIA1 a single byte or a smaller block can be updated.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|--------|-----------------------------|
| 0xF5 | 0x00 7:4 | | ia_kin | AESKIN byte pointer address |
| | 3:0 | | ia_iv | AESIV byte pointer address |

Table 69. AESIA1 register

nRF24LU1 Product Specification



The AESIA2 works like AESIA1, but only contains a 4-bit pointer for AESD.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|---------|---------------------------|
| 0xF6 | 0x00 | 7:4 | - | not used |
| | | 3:0 | ia_data | AESD byte pointer address |

Table 70. AESIA2 register



9 SPI master

The system features a simple single buffered SPI (Serial Programmable Interface) master working in mode 0, that is, capture MISO in rising SCK, and changing MOSI on falling SCK.

The SPI bus (MMISO, MSCK and MMOSI) are available at the programmable digital I/O. The SPI hardware does not generate any chip select signal. Another programmable digital I/O must be used to act as chip selects for one or more external SPI devices, see <u>Table 96. on page 112</u> for details.

9.1 Features




Figure 43. Master SPI

9.2 Functional description

The SPI hardware is controlled by SFR registers SMDAT and SMCTRL.

| Address | Reset value Bit | | R/W | Function |
|---------|-----------------|--|-----|-----------------------|
| 0xB2 | 0x00 | | R/W | SPI data input/output |

Table 71. SMDAT register

| Address | Reset value | Bit | R/W | Function | | | | |
|---------|-------------|-----|-----|--|--|--|--|--|
| 0xB3 | 0x00 | 7:5 | - | Not used | | | | |
| | | 4 | RW | 00: disable, 01: enable | | | | |
| | | 3:0 | RW | Divider factor from MCU clock (Cclk) to SPI clock fre- | | | | |
| | | | | quency | | | | |
| | | | | 0000: 1/2 of Cclk frequency | | | | |
| | | | | 0001: 1/2 of Cclk frequency | | | | |
| | | | | 0010: 1/4 of Cclk frequency | | | | |
| | | | | 0011: 1/8 of Cclk frequency | | | | |
| | | | | 0100: 1/16 of Cclk frequency | | | | |
| | | | | 0101: 1/32 of Cclk frequency | | | | |
| | | | | 0110: 1/64 of Cclk frequency | | | | |
| | | | | other: 1/64 of Cclk frequency | | | | |

Table 72. SMCTRL register.



9.3 SPI operation

A sequence of 8 pulses is started on MSCK every time you write to the SMDAT register. Also, the 8 bits of SMDAT register are clocked out on MMOSI with MSB clocking out first. Simultaneously, 8 bits from MMISO are clocked into SMDAT register. Output data is shifted on the negative edge of MSCK, and input data is read on the positive edge of MSCK. This is illustrated in Figure 44.

When the 8 bits from MMISO are finished, SPI_READY interrupt goes active, and the 8 bits from MMISO can be read from SMDAT register. The interrupt bit must be cleared, by writing to SMDAT register again, before starting another SPI transaction.




Figure 44. Master SPI timing

| Value | Description |
|--------------|---|
| TMsck = TMch | SCK cycle time, as defined by SMCTRL register. |
| + TMcl | |
| TMcc | Time from writing to SMDAT register to first MSCK pulse, TMsck / 2. |
| TMcd | Delay from negative edge of MSCK to new MMOSI output data, may vary |
| | from -10ns to 10ns. |
| TMdc | MMISO setup time to positive edge of MSCK, TMdc > 45ns. |
| TMdh | MMISO hold time to positive edge of MSCK, TMdh > 0ns. |
| tdready | Time from last MSCK pulse to SPI_READY interrupt goes active. 7 MCU |
| | clock cycles. |

Conditions: Output load= 10pF, MMISO rise/fall time=5ns.

Table 73. Master SPI timing values

Minimum time between two consecutive SPI transactions is: 8.5 Tsck + tdready + tSW where tSW is the time taken by the software to process SPI_READY interrupt and write to SMDAT register.



10 SPI slave

The system features a simple single buffered SPI (Serial Programmable Interface) slave working in mode 0, that is, capturing SMOSI on rising SSCK, and changing SMISO in falling SSCK.

The slave SPI monitors the SCSN, SMOSI and SSCK pins, and controls the SMISO pin. They are available on P0.3 to P0.0, see chapter 13 on page 111 for details. The SPI slave may also be used for flash programming, see section 17.5.

10.1 Features




Figure 45. Slave SPI

10.2 Functional description

The following registers control the slave SPI.

| Address | Reset value | Bit | R/W | Function |
|---------|-------------|-----|------------------------------------|--|
| 0xBC | 0x00 | 7:6 | - | Not used |
| | | 5 | RW | 1: Disable interrupt when SCSN goes high |
| | | 4 | RW | 1: Disable interrupt when SCSN goes low |
| | | 3 | RW 1: Disable slave SPI interrupts | |
| | | 2:1 | - Not used | |
| | | 0 | RW | 1: Enable slave SPI |

Table 74. SSCONF register

| Address | Reset value | Bit | R/W | Function | | | |
|---------|-------------|-----|------------|--|--|--|--|
| 0xBE | 0x00 | 7:3 | - Not used | | | | |
| | | 2 | R | 1: Interrupt caused by positive edge of SCSN | | | |
| | | 1 | R | R 1: Interrupt caused by negative edge of SCSN | | | |
| | | 0 | R | 1: Interrupt caused by data-byte sent or received ^a | | | |

a. If SPI is polled (no interrupts), then IRCON.2 (see <u>chapter 21.2.4 on page 161</u>) should be polled, since reading SSSTAT clears the status-flags.

Table 75. SSSTAT register

| Address | Reset value | Bit | R/W | Function |
|---------|-------------|-----|-----|---------------|
| 0xBD | 0x00 | | RW | Data register |

Table 76. SSDAT register



10.3 SPI timing




Figure 46. SPI NOP timing diagram)

| Parameter | Symbol | Min. | Max | Units |
|----------------------|--------|------|-----|-------|
| SMOSI to SSCK Setup | TSdc | 5 | | ns |
| SSCK to SMOSI Hold | TSdh | 2 | | ns |
| SCSN to SMISO Valid | TScsd | | TBD | ns |
| SSCK to SMISO Valid | TScd | | 42 | ns |
| SSCK Low Time | TScl | 50 | | ns |
| SSCK High Time | TSch | 50 | | ns |
| SSCK Frequency | FSsck | 0 | 8 | MHz |
| SCSN to SSCK Setup | TScc | 8 | | ns |
| SSCK to SCSN Hold | TScch | 2 | | ns |
| SCSN inactive time | TScwh | 130 | | ns |
| SCSN to SMISO High Z | TScdz | | TBD | ns |

Conditions: SMISO load= 10pF, SSCK rise/fall time=2ns, other inputs rise/fall time=5ns.

Table 77. SPI timing parameters



11 Timer/Counters

The system includes three 16-bit timers/counters (Timer 0, Timer 1 and Timer 2). They can operate as either a timer with a clock rate based on the MCU clock, or as an event counter clocked by signals from the programmable digital I/O.

11.1 Features

11.1.1 Timer 0 and Timer 1

In timer mode, Timer 0/1 is incremented every 12 clock cycles.

In the counter mode, the Timer 0/1 is incremented when the falling edge is detected at the corresponding input pin T0 for Timer 0, or T1 for Timer 1.

Note: Timer input pins T0, T1 and, T2 must be configured as described in <u>section 13.2 on page 112</u>.

Since it takes two clock cycles to recognize a 1-to-0 event, the maximum input count rate is ½ of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 clock cycle.

Timer 0 and Timer 1 status and control are in TCON and TMOD register. The actual 16-bit Timer 0 value is in THO (8 msb) and TLO (8 lsb), while Timer 1 use TH1 and TL1.

Four operating modes can be selected for Timer 0/1. Two Special Function Registers, TMOD and TCON, are used to select the appropriate mode.

11.1.1.1 Mode 0 and Mode 1

In mode 0, Timer 0/1 is configured as a 13-bit register (TL0/TL1 = 5 bits, TH0/TH1 = 8 bits). The upper three bits of TL0/TL1 are unchanged and should be ignored.

In mode 1 Timer 0/1 is configured as a 16-bit register.




Figure 47. Timer 0 and Timer 1 in mode 0 and 1



11.1.1.2 Mode 2

In this mode, the Timer 0/1 is configured as an 8-bit register with auto reload.




Figure 48. Timer 0 and Timer 1 in mode 2

11.1.1.3 Mode 3

In mode 3 Timer 0/1 is configured as one 8-bit timer/counter and one 8-bit timer, but timer 1 in this mode holds its count. When Timer 0 works in mode 3 Timer 1 can still be used in other modes by the serial port as a baud rate generator, or as an application not requiring an interrupt from Timer 1.




Figure 49. Timer 0 in mode 3



11.1.2 Timer 2

Timer 2 is controlled by T2CON while the value is in TH2 and TL2. Timer 2 also has four capture and one compare/reload registers which can read a value without pausing or reload a new 16-bit value when Timer 2 reaches zero, see <u>chapter 11.2.7 on page 106</u> and <u>chapter 11.2.8 on page 106</u>.




Figure 50. Timer 2 block diagram

11.1.2.1 Timer 2 description

Timer 2 can operate as a timer, event counter, or gated timer.




Figure 51. Timer 2 in Reload Mode

11.1.2.2 Timer mode

Timer mode is invoked by setting the t2i0=1 and t2i1=0 in the T2CON register. In this mode, the count rate is derived from the clk input.

nRF24LU1 Product Specification



Timer 2 is incremented every 12 or 24 clock cycles depending on the 2:1 prescaler. The prescaler mode is selected by bit t2ps of T2CON register. When t2ps=0, the timer counts up every 12 clock cycles, otherwise every 24 cycles.

11.1.2.3 Event counter mode

This mode is invoked by setting the t2i0=0 and t2i1=1 in the T2CON register.

In this mode, Timer 2 is incremented when external signal T2 (P0.5) (see section 13.2 on page 112 for more information on T2) changes its value from 1 to 0. The T2 input is sampled at every rising edge of the clock. Timer 2 is incremented in the cycle following the one in which the transition was detected. The maximum count rate is $\frac{1}{2}$ of the clock frequency.

11.1.2.4 Gated timer mode

This mode is invoked by setting the t2i0=1 and t2i1=1 in the T2CON register.

In this mode, Timer 2 is incremented every 12 or 24 clock cycles (depending on T2CON t2ps flag). Additionally, it is gated by the external signal T2 (P0.5). When T2=0, Timer 2 is stopped.

11.1.2.5 Timer 2 reload

A 16-bit reload from the CRC register can be done in two modes:

- Reload Mode 0: Reload signal is generated by Timer 2 overflow (auto reload).
- Reload Mode 1: Reload signal is generated by negative transition at t2ex.

Note: t2ex is connected to an internal clock signal which is half frequency of CKLF (see <u>section 19.1.1 on page 150</u>.

11.2 Functional description

11.2.1 Timer/Counter control register – TCON

TCON register reflects the current status of MCU Timer 0 and Timer 1 and it is used to control the operation of these modules.

| Address | Reset value | Bit | Name | Auto clear | Description |
|---------|-------------|---|--|--|--|
| 0x88 | 0x00 | 7 | tf1 | f1 Yes Timer 1 overflow flag. Set by hardware when Timer1 over | |
| | | | | | flows. |
| | | 6 | 6 tr1 No Timer 1 Run control. If cleared, Timer 1 stops. | | Timer 1 Run control. If cleared, Timer 1 stops. |
| | | 5 | tf0 | tf0 Yes Timer 0 overflow flag. Set by hardware when Time | |
| | | | | flows. | |
| | | 4 | tr0 No Timer 0 Run control. If cleared, Timer 0 stops. | | Timer 0 Run control. If cleared, Timer 0 stops. |
| | | 3 ie1 Yes External interrupt 1 flag. Set by hardware. | | External interrupt 1 flag. Set by hardware. | |
| | | 2 | it1 | No | External interrupt 1 type control. 1: falling edge, 0: low level |
| | | 1 | ie0 | Yes | External interrupt 0 flag. Set by hardware. |
| | | 0 | it0 | No | External interrupt 0 type control. 1: falling edge, 0: low level |

Table 78. TCON register



The tf0, tf1 (timer 0 and timer 1 overflow flags), ie0 and ie1 (external interrupt 0 and 1 flags) are automatically cleared by hardware when the corresponding service routine is called.

11.2.2 Timer mode register - TMOD

TMOD register is used for configuration of Timer 0 and Timer1.

| Address | Reset value | Bit | Name | Description | |
|---------|-------------|-----|-------|--|--|
| 0x89 | 0x00 | 7 | gate1 | Timer 1 gate control | |
| | | 6 | ct1 | Timer 1 counter/timer select. 1: Counter, 0: Timer | |
| | | 5-4 | mode1 | Timer 1 mode | |
| | | | | 00 – Mode 0: 13-bit counter/timer | |
| | | | | 01 – Mode 1: 16-bit counter/timer | |
| | | | | 10 – Mode 2: 8-bit auto-reload timer | |
| | | | | 11 – Mode 3: Timer 1 stopped | |
| | | 3 | gate0 | Timer 0 gate control | |
| | | 2 | ct0 | Timer 0 counter/timer select. 1: Counter, 0: Timer | |
| | | 1-0 | mode0 | Timer 0 mode | |
| | | | | 00 – Mode 0: 13-bit counter/timer | |
| | | | | 01 – Mode 1: 16-bit counter/timer | |
| | | | | 10 – Mode 2: 8-bit auto-reload timer | |
| | | | | 11 – Mode 3: two 8-bit timers/counters | |

Table 79. TMOD register

11.2.3 Timer0 - TH0, TL0

| Address | Register name |
|---------|---------------|
| A8x0 | TL0 |
| 0x8C | TH0 |

Table 80. Timer 0 register (TH0:TL0)

These registers reflect the state of Timer 0. TH0 holds higher byte and TL0 holds lower byte. Timer 0 can be configured to operate as either a timer or a counter.

11.2.4 Timer1 – TH1, TL1

| Address | Register name |
|---------|---------------|
| 0x8B | TL1 |
| 0x8D | TH1 |

Table 81. Timer 1 register (TH1:TL1)

These registers reflect the state of Timer 1. TH1 holds higher byte and TL1 holds lower byte. Timer 1 can be configured to operate as either timer or counter.



11.2.5 Timer 2 control register – T2CON

T2CON register reflects the current status of Timer 2 and is used to control the Timer 2 operation.

| Address | Reset value | Bit | Name | Description | |
|---------|-------------|-----|------|--|--|
| 0xC8 | 0x00 | 7 | t2ps | Prescaler select. 0: timer 2 is clocked with 1/12 of the Cclk frequency. | |
| | | | | 1: timer 2 is clocked with 1/24 of the Cclk frequency. | |
| | | 6 | i3fr | Int3 edge select. 0: falling edge, 1: rising edge | |
| | | 5 | i2fr | Int2 edge select: 0: falling edge, 1: rising edge | |
| | | 4:3 | t2r | Timer 2 reload mode. 0X – reload disabled, 10 – Mode 0, 11 – Mode 1 | |
| | | 2 | t2cm | Timer 2 compare mode. 0: Mode 0, 1: Mode 1 | |
| | | 1-0 | t2i | Timer 2 input select. 00: stopped, 01: f/12 or f/24, 10: falling edge of t2, | |
| | | | | 11: f/12 or f/24 gated by t2. | |

Table 82. T2CON register

11.2.6 Timer 2 – TH2, TL2

| Address | Register name |
|---------|---------------|
| 0xCC | TL2 |
| 0xCD | TH2 |

Table 83. Timer 2 (TH2:TL2)

The $\mathtt{TL2}$ and $\mathtt{TH2}$ registers reflect the state of Timer 2. TH2 holds higher byte and TL2 holds lower byte. Timer 2 can be configured to operate in compare, capture or, reload modes.



11.2.7 Compare/Capture enable register – CCEN

The CCEN register serves as a configuration register for the Compare/Capture Unit associated with the Timer 2.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|-------|---|
| 0xC1 | 0x00 | 7:6 | coca3 | compare/capture mode for CC3 register |
| | | | | 00: compare/capture disabled |
| | | | | 01: reserved |
| | | | | 10: reserved |
| | | | | 11: capture on write operation into register CCL3 |
| | | 5:4 | coca2 | compare/capture mode for CC2 register |
| | | | | 00: compare/capture disabled |
| | | | | 01: reserved |
| | | | | 10: reserved |
| | | | | 11: capture on write operation into register CCL2 |
| | | 3:2 | coca1 | compare/capture mode for CC1 register |
| | | | | 00: compare/capture disabled |
| | | | | 01: reserved |
| | | | | 10: reserved |
| | | | | 11: capture on write operation into register CCL1 |
| | | 1:0 | coca0 | compare/capture mode for CRC register |
| | | | | 00: compare/capture disabled |
| | | | | 01: reserved |
| | | | | 10: compare enabled |
| | | | | 11: capture on write operation into register CRCL |

Table 84. CCEN register

11.2.8 Capture registers – CC1, CC2, CC3

The Compare/Capture registers (CC1, CC2, CC3) are 16-bit registers used by the Compare/Capture Unit associated with the Timer 2. CCHn holds higher byte and CCLn holds lower byte of the CCn register.

| Address | Register name |
|---------|---------------|
| 0xC2 | CCL1 |
| 0xC3 | CCH1 |
| 0xC4 | CCL2 |
| 0xC5 | CCH2 |
| 0xC6 | CCL3 |
| 0xC7 | CCH3 |

Table 85. Capture Registers - CC1, CC2 and CC3



11.2.9 Compare/Reload/Capture register – CRCH, CRCL

| Address | Reset value | Register name |
|---------|-------------|---------------|
| 0xCA | 0x00 | CRCL |
| 0xCB | 0x00 | CRCH |

Table 86. Compare/Reload/Capture register - CRCH, CRCL

CRC (Compare/Reload/Capture) register is a 16-bit wide register used by the Compare/Capture Unit associated with Timer 2. CRCH holds higher byte and CRCL holds lower byte.



12 Serial Port (UART)

The MCU system is configured with one serial port that is identical in operation to the standard 8051 serial port (Serial interface 0). The two serial port signals RXD and TXD are available at the programmable digital I/O.

The serial port (UART) derives its clock from the MCU clock; Cclk. See <u>chapter 20.2.1 on page 156</u> for more information.

12.1 Features

The serial port is controlled by SOCON, while the actual data transferred is read or written in the SOBUF register. Transmission speed ("baud rate") is selected using the SORELL, SORELH and, WDCON registers.

12.2 Functional description

12.2.1 Serial Port 0 control register – S0CON

The SOCON register controls the function of Serial Port 0.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|------|--|
| 0x98 | 0x00 | 7:6 | sm0: | Serial Port 0 mode select |
| | | | sm1 | 0 0: Mode 0 – Shift register at baud rate Cclk / 12 |
| | | | | 0 1: Mode 1 – 8-bit UART. Baud rate see table |
| | | | | 1 0: Mode 2 – 9-bit UART at baud rate Cclk /32 or Cclk/64 ^a |
| | | | | 1 1: Mode 3 – 9 bit UART. Baud rate see below |
| | | 5 | sm20 | Multiprocessor communication enable |
| | | 4 | ren0 | Serial reception enable: 1: Enable Serial Port 0. |
| | | 3 | tb80 | Transmitter bit 8. This bit is used while transmitting data through |
| | | | | Serial Port 0 in Modes 2 and 3. The state of this bit corresponds with |
| | | | | the state of the 9th transmitted bit (for example, parity check or multi- |
| | | | | processor communication). It is controlled by software. |
| | | 2 | rb80 | Received bit 8. This bit is used while receiving data through Serial |
| | | | | Port 0 in Modes 2 and 3. It reflects the state of the 9th received bit. |
| | | 1 | ti0 | Transmit interrupt flag. It indicates completion of a serial transmission |
| | | | | at Serial Port 0. It is set by hardware at the end of bit 8 in mode 0 or |
| | | | | at the beginning of a stop bit in other modes. It must be cleared by |
| | | _ | | software. |
| | | 0 | ri0 | Receive interrupt flag. It is set by hardware after completion of a |
| | | | | serial reception at Serial Port 0. It is set by hardware at the end of bit |
| | | | | 8 in mode 0 or in the middle of a stop bit in other modes. It must be cleared by software. |

a. If smod = 0 baud rate is Cclk/64, if smod = 1 then baud rate is Cclk/32.

Table 87. SOCON register



for bd (wdcon.7) = 0:
baud rate =
$$\frac{2^{SMOD} * Cclk}{32} * (Timer 1 overflow rate)$$

for bd (wdcon.7) = 1:
baud rate =
$$\frac{2^{SMOD} * Cclk}{64*(2^{10} - s0rel)}$$

Figure 52. Equation of baud rate settings for Serial Port 0

Below is an explanation of some of the values used in Figure 52. on page 109:

| Value | Definition |
|---------------|--|
| SMOD (PCON.7) | Serial Port 0 baud rate select flag |
| s0rel | The contents of S0REL registers (s0relh, s0rell) see chapter 12.2.3 on |
| | <u>page 109</u> . |
| bd (wdcon.7) | The MSB of WDCON register see chapter 12.2.4 on page 110 |

Table 88. Values of S0CON equation

12.2.2 Serial port 0 data buffer – S0BUF

| Address | Reset value | Register name |
|---------|-------------|---------------|
| 0x99 | 0x00 | SOBUF |

Table 89. S0BUF register

Writing data to the SOBUF register sets data in serial output buffer and starts the transmission through Serial Port 0. Reading from the SOBUF reads data from the serial receive buffer.

12.2.3 Serial port 0 reload register – S0RELH, S0RELL

Serial Port 0 Reload register is used for Serial Port 0 baud rate generation. Only 10 bits are used, 8 bits from the SORELL, and 2 bits from the SORELH.

| Address | Reset value | Register name |
|---------|-------------|---------------|
| 0xAA | 0xD9 | SORELL |
| 0xBA | 0x03 | SORELH |

Table 90. SORELL/SORELH register



12.2.4 Serial Port 0 baud rate select register - WDCON

The MSB of this register is used by Serial Port 0 for baud rate generation

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|------|--|
| 0xD8 | 0x00 | 7 | bd | Serial Port 0 baud rate select (in modes 1 and 3) When 1, additional internal baud rate generator is used, otherwise Timer 1 overflow is used. |
| | | 6-0 | | Not used |

Table 91. WDCON register



13 Input/Output port (GPIO)

Six general purpose I/O lines are available on the nRF24LU1. These can be used for general I/O with selectable direction for each bit, or these lines can be used for specialized functions.

13.1 Normal IO

When PROG=0, the GPIO pins are controlled by the registers POALT, PODIR and POEXP, when PROG=1 the GPIO pins are configured as a slave SPI port, see pins SCSN, SMISO,SMOSI, SSCK below. The POALT register selects between the default and the alternate functions for each of the six port pins when POEXP=0. If POALT=0 then the default function is selected, port data is set with the PO register, and pin direction is set with PODIR register.

| Address | Reset value | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bbit0 |
|---------|-------------|------|------|------|------|------|------|------|-------|
| 0x80 | 0xFF | - | - | D5 | D4 | D3 | D2 | D1 | D0 |

Table 92. P0 register

| Address | Reset value | Bit | Description |
|---------|-------------|-----|-------------------------------------|
| 0x94 | 0xFF | 7:6 | Not used |
| | | 5:0 | 0: P0.x is output, 1: P0.x is input |

Table 93. P0DIR register

The POALT and POEXP registers are used to select alternate or expanded functions, see <u>Table 96. on page</u> 112 for details.

| Address | Reset value | Bit | Description |
|---------|-------------|-----|---|
| 0x95 | 0x00 | 7:6 | Not used |
| | | 5:0 | 1: Alternate function, 0: General I/O, see <u>Table 97. on page 113</u> |

Table 94. POALT register

| Address | Reset value | Bit | Description |
|---------|-------------|-----|--|
| 0xC9 | 0x00 | 7:6 | Controls P0.5 |
| | | 5:4 | Controls P0.4 |
| | | 3:2 | Not used |
| | | 1:0 | Controls P0.3-P0.0, see <u>Table 97. on page 113</u> for details |

Table 95. P0EXP register

The relationship between the POEXP and POALT registers is shown in Table 96. on page 112.



| | No | rmal | | | | | |
|------|------------------|---------------------|-------------------|------------|------------|--|--|
| Pin | Default function | Alternate | Expanded 1 | Expanded 2 | Expanded 3 | | |
| | | | P0EXP[| 7:6] | | | |
| | | 00 | 01 | 10 | 11 | | |
| | | ALT[5] | | P0ALT[5] | | | |
| | 0 | 1 | | Х | | | |
| P0.5 | D5 | T0 (timer0 | T2 (timer2 input) | | | | |
| | | input) | | | | | |
| | | P0EXP[5:4] | | | | | |
| | 00 | | 01 | 10 | 11 | | |
| | P0ALT[4] | | P0ALT[4] | | | | |
| | 0 | 1 | Х | | | | |
| P0.4 | D4 | | T1 (timer1 input) | | | | |
| | | | P0EXP[| - | | | |
| | | 00 | 01 | 10 | 11 | | |
| | | LT[3-0] | | P0ALT[3-0] | | | |
| | 0 | 1 | | X | | | |
| P0.3 | D3 | INT0 (inter- | P0.3 ^a | SCSN | | | |
| | | rupt) | | | | | |
| P0.2 | D2 | TXD (UART) | MMISO | SMISO | | | |
| P0.1 | D1 | RXD (UART) | MMOSI | SMOSI | | | |
| P0.0 | D0 | GTIMER ^b | MSCK | SSCK | | | |

- a. Configured as output, typically used for Master SPI, see chapter 9 on page 96.
- b. GTIMER is an RTC output controlled by WGTIMER, see chapter 19.1.6 on page 151.

Table 96. Port functions

13.2 Expanded IO

The combined effect of the POALT and POEXP register is shown in <u>Table 97</u>. on page 113. The content of both POALT and POEXP is shown in binary. An 'X' in Table 104 means that the bit can both be '0' or '1'.

| P0ALT | P0EXP | P0.5 | P0.4 | P0.3 | P0.2 | P0.1 | P0.0 |
|----------|-----------|-----------------|-----------------|-------------------|-------|------|------|
| 00000000 | 00000000 | D5 | D4 | D3 | D2 | D1 | D0 |
| 001XXXXX | 00XXXXXX | T0 ^a | | | | | |
| 001XXXXX | 01XXXXXX | T2 ^b | | | | | |
| 00X1XXXX | XXXXXXX | | | | | | |
| 00X1XXXX | XX01XXXX | | T1 ^c | | | | |
| 00X1XXXX | XX11XXXX | | | | | | |
| 00XX1XXX | XXXXXX00 | | | INT0 ^d | | | |
| 00XX1XXX | XXXXXXX01 | | | MCSN | | | |
| | XXXXXX10 | | | SCSN | | | |
| 00XX1XXX | XXXXXXX11 | | | | | | |
| 00XXX1XX | XXXXXX00 | | | | TXD | | |
| 00XXX1XX | XXXXXXX01 | | | | MMISO | | |
| 00XXX1XX | XXXXXX10 | | | | SMISO | | |
| 00XXX1XX | XXXXXXX11 | | | | TDI | | |
| 00XXXX1X | XXXXXX00 | | | | | RXD | |



| P0ALT | P0EXP | P0.5 | P0.4 | P0.3 | P0.2 | P0.1 | P0.0 |
|----------|----------|------|------|------|------|-------|---------------------|
| | XXXXXX01 | | | | | MMOSI | |
| | XXXXXX10 | | | | | SMOSI | |
| | XXXXXX11 | | | | | TMS | |
| 00XXXXX1 | XXXXXX00 | | | | | | GTIMER ^e |
| 00XXXXX1 | XXXXXX01 | | | | | | MSCK |
| | XXXXXX10 | | | | | | SSCK |
| 00XXXXX1 | XXXXXX11 | | | | | | TCK |

- a. Timer0 input
- b. Timer2 input
- c. Timer1 input
- d. Interrupt input INT0
- e. GTIMER is an RTC output controlled by WGTIMER, see chapter 19.1.6 on page 151.

Table 97. Alternative functions of Port 0



14 MCU

The nRF24LU1 contains a fast 8-bit MCU, which executes the normal 8051 instruction set.

The architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Most of the one-byte instructions are performed in one single cycle. The MCU uses 1 clock per cycle. This leads to a performance improvement rate of 8.0 (in terms of MIPS) with respect to legacy 8051 devices.

The original 8051 had a 12-clock architecture. A machine cycle needed 12 clocks and most instructions were either one or two machine cycles. Except for MUL and DIV instructions, the 8051 used either 12 or 24 clocks for each instruction. Each cycle in the 8051 also used two memory fetches. In many cases, the second fetch was a dummy, and extra clocks were wasted.

<u>Table 98.</u> shows the speed advantage compared to a legacy 8051. A speed advantage of 12 implies that the instruction is executed twelve times faster. The average speed advantage is 8.0. However, the real speed improvement seen in any system depends on the instruction mix.

| Speed advantage | Number of instructions | Number of opcodes |
|-----------------|------------------------|-------------------|
| 24 | 1 | 1 |
| 12 | 27 | 83 |
| 9.6 | 2 | 2 |
| 8 | 16 | 38 |
| 6 | 44 | 89 |
| 4.8 | 1 | 2 |
| 4 | 18 | 31 |
| 3 | 2 | 9 |
| Average: 8.0 | Sum: 111 | Sum: 255 |

Table 98. Speed advantage summary

14.1 Features

- Control Unit
 - ▶ 8-bit Instruction decoder
 - ▶ Reduced instruction cycle time (up to 12 times in respect to standard 80C51)
- Arithmetic-Logic Unit
 - ▶ 8-bit arithmetic and logical operations
 - ▶ Boolean manipulations
 - ▶ 8 x 8 bit multiplication and 8 / 8 bit division
- Multiplication-Division Unit
 - ▶ 16 x 16 bit multiplication
 - ▶ 32 / 16 bit and 16 / 16 bit division
 - ▶ 32-bit normalization
 - ▶ 32-bit L/R shifting
- Three 16-bit Timers/Counters
 - ▶ 80C51-like Timer 0 & 1
 - ▶ 80515-like Timer 2
- Compare/Capture Unit, dedicated to Timer 2
 - ▶ Four 16-bit Compare registers used for Pulse Width Modulation
 - ► Four external Capture inputs used for Pulse Width Measuring
 - ▶ 16-bit Reload register used for Pulse Generation



- · Full Duplex Serial Interfaces
 - ► Serial 0 (80C51-like)
 - ▶ Synchronous mode, fixed baud rate
 - ▶ 8-bit UART mode, variable baud rate
 - ▶ 9-bit UART mode, fixed baud rate
 - ▶ 9-bit UART mode, variable baud rate
 - ▶ Baud Rate Generator
- Interrupt Controller
 - ▶ Four Priority Levels with 13 interrupt sources
- Memory interface
 - ▶ addresses up to 64 kB of External Program/Data Memory
 - ▶ Dual Data Pointer for fast data block transfer
- Power Management Unit
 - ▶ Power down modes: IDLE and STOP
- Interface for On-Chip Instrumentation

14.2 MCU registers




Figure 53. The MCU registers



14.3 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) provides 8-bit division, 8-bit multiplication, and 8-bit addition with or without carry. The ALU also provides 8-bit subtraction with borrow and some bitwise logic operations, that is, logical AND, OR, Exclusive OR or NOT.

All operations are unsigned integer operations. Additionally, the ALU can increment or decrement 8 bit registers. For accumulator only, it can rotate left or right through carry or not, swap nibbles, clear or complement bits and perform a decimal adjustment.

The ALU is handled by three registers, which are memory mapped as special function registers. Operands for operations may come from accumulator ACC, register B or from outside of the unit. The result may be stored in accumulator ACC or may be driven outside of the unit. The control register, that contains flags such as carry, overflow or parity, is the PSW (Program Status Word) register.

The nRF24LU1 also contains an on-chip co-processor MDU (Multiplication Division Unit). This unit enables 32-bit division, 16-bit multiplication, shift and normalize operations, see <u>chapter 18 on page 146</u> for details.

14.4 Instruction set summary

All instructions are binary code compatible and perform the same functions as they do within the legacy 8051 processor. The following tables give a summary of instruction cycles of the MCU core.

| Mnemonic | Description | Code | Bytes | Cycles |
|----------------|---|-----------|-------|--------|
| ADD A,Rn | Add register to accumulator | 0x28-0x2F | 1 | 1 |
| ADD A,direct | Add directly addressed data to accumulator | 0x25 | 2 | 2 |
| | Add indirectly addressed data to accumulator | 0x26-0x27 | 1 | 2 |
| ADD A,#data | Add immediate data to accumulator | 0x24 | 2 | 2 |
| ADDC A,Rn | Add register to accumulator with carry | 0x38-0x3F | _ | 1 |
| | Add directly addressed data to accumulator with carry | 0x35 | 2 | 2 |
| ADDC A,@Ri | Add indirectly addressed data to accumulator with carry | 0x36-0x37 | 1 | 2 |
| ADDC A,#data | Add immediate data to accumulator with carry | 0x34 | 2 | 2 |
| SUBB A,Rn | o | 0x98-0x9F | 1 | 1 |
| SUBB A, direct | Subtract directly addressed data from accumulator with bor- | 0x95 | 2 | 2 |
| | row | | | |
| SUBB A, @Ri | Subtract indirectly addressed data from accumulator with bor- | 0x96-0x97 | 1 | 2 |
| | row | | | |
| SUBB A, #data | Subtract immediate data from accumulator with borrow | 0x94 | 2 | 2 |
| INC A | Increment accumulator | 0x04 | 1 | 1 |
| INC Rn | Increment register | 0x08-0x0F | 1 | 2 |
| INC direct | Increment directly addressed location | 0x05 | 2 | 3 |
| INC @Ri | Increment indirectly addressed location | 0x06-0x07 | 1 | 3 |
| INC DPTR | Increment data pointer | 0xA3 | 1 | 1 |
| DEC A | Decrement accumulator | 0x14 | 1 | 1 |
| DEC Rn | Decrement register | 0x18-0x1F | | 2 |
| DEC direct | Decrement directly addressed location | 0x15 | 2 | 3 |
| DEC @Ri | Decrement indirectly addressed location | 0x16-0x17 | 1 | 3 |
| MUL AB | Multiply A and B | 0xA4 | 1 | 5 |
| DIV | Divide A by B | 0x84 | 1 | 5 |
| DA A | Decimal adjust accumulator | 0xD4 | 1 | 1 |

Table 99. Arithmetic operations



| Mnemonic | Description | Code | Bytes | Cycles |
|---------------|---|-----------|-------|--------|
| ANL A, Rn | AND register to accumulator | 0x58-0x5F | 1 | 1 |
| ANL A,direct | AND directly addressed data to accumulator | 0x55 | 2 | 2 |
| ANL A,@Ri | AND indirectly addressed data to accumulator | 0x56-0x57 | 1 | 2 |
| ANL A,#data | AND immediate data to accumulator | 0x54 | 2 | 2 |
| ANL direct,A | AND accumulator to directly addressed location | 0x52 | 2 | 3 |
| ANL | AND immediate data to directly addressed loca- | 0x53 | 3 | 4 |
| direct,#data | tion | | | |
| ORL A,Rn | OR register to accumulator | 0x48-0x4F | 1 | 1 |
| ORL A,direct | OR directly addressed data to accumulator | 0x45 | 2 | 2 |
| ORL A,@Ri | OR indirectly addressed data to accumulator | 0x46-0x47 | 1 | 2 |
| ORL A,#data | OR immediate data to accumulator | 0x44 | 2 | 2 |
| ORL direct,A | OR accumulator to directly addressed location | 0x42 | 2 | 3 |
| ORL | OR immediate data to directly addressed loca- | 0x43 | 3 | 4 |
| direct,#data | tion | | | |
| XRL A,Rn | Exclusive OR register to accumulator | 0x68-0x6F | 1 | 1 |
| XRL A, direct | Exclusive OR indirectly addressed data to accu- | 0x66-0x67 | 1 | 2 |
| | mulator | | | |
| XRL A,@Ri | Exclusive OR indirectly addressed data to accu- | 0x66-0x67 | 1 | 2 |
| | mulator | | | |
| XRL A,#data | Exclusive OR immediate data to accumulator | 0x64 | 2 | 2 |
| XRL direct,A | Exclusive OR accumulator to directly addressed | 0x62 | 2 | 3 |
| | location | | | |
| XRL | Exclusive OR immediate data to directly | 0x63 | 3 | 4 |
| direct,#data | addressed location | | | |
| CLR A | Clear accumulator | 0xE4 | 1 | 1 |
| CPL A | Complement accumulator | 0xF4 | 1 | 1 |
| RL A | Rotate accumulator left | 0x23 | 1 | 1 |
| RLC A | Rotate accumulator left through carry | 0x33 | 1 | 1 |
| RR A | Rotate accumulator right | 0x03 | 1 | 1 |
| RRC A | Rotate accumulator right through carry | 0x13 | 1 | 1 |
| SWAP A | Swap nibbles within the accumulator | 0xC4 | 1 | 1 |

Table 100. Logic operations

| Mnemonic | Description | Code | Bytes | Cycles |
|-----------------|---|-----------|-------|--------|
| MOV A,Rn | Move register to accumulator | 0xE8-0xEF | 1 | 1 |
| MOV A,direct | Move directly addressed data to accumulator | | 2 | 2 |
| MOV A,@Ri | Move indirectly addressed data to accumula- | 0xE6-0xE7 | 1 | 2 |
| | tor | | | |
| MOV A,#data | Move immediate data to accumulator | 0x74 | 2 | 2 |
| MOV Rn,A | Move accumulator to register | 0xF8-0xFF | 1 | 2 |
| MOV Rn, direct | Move directly addressed data to register | 0xA8-0xAF | 2 | 4 |
| MOV Rn,#data | Move immediate data to register | 0x78-0x7F | 2 | 2 |
| MOV direct,A | Move accumulator to direct | 0xF5 | 2 | 3 |
| MOV direct,Rn | Move register to direct | 0x88-0x8F | 2 | 3 |
| MOV | Move directly addressed data to directly | 0x85 | 3 | 4 |
| directl,direct2 | addressed location | | | |
| MOV | Move indirectly addressed data to directly | 0x86-0x87 | 2 | 4 |
| direct,@Ri | addressed location | | | |



| Mnemonic | Description | Code | Bytes | Cycles |
|--------------|--|-------------|-------|--------|
| MOV | Move immediate data to directly addressed | 0x75 | 3 | 3 |
| direct,#data | location | | | |
| MOV @Ri,A | Move accumulator to indirectly addressed | 0xF6-0xF7 | 1 | 3 |
| | location | | | |
| MOV | Move directly addressed data to indirectly | 0xA6-0xA7 | 2 | 5 |
| @Ri,direct | addressed location | | | |
| MOV | Move immediate data to indirectly addressed | 0x76-0x77 | 2 | 3 |
| @Ri,#data | location | | | |
| MOV | Load data pointer with a 16-bit immediate | 0x90 | 3 | 3 |
| DPTR,#datal6 | | | | |
| MOVC | Load accumulator with a code byte relative | 0x93 | 1 | 3 |
| A,@A+DPTR | to DPTR | | | |
| MOVC | Load accumulator with a code byte relative | 0x83 | 1 | 3 |
| A,@A+PC | to PC | | | |
| MOVX A,@Ri | Move ^a external RAM (8-bit addr) to accumu- | 0xE2-0xE3 | 1 | 3-10 |
| | lator | | | |
| MOVX | Move ^a external RAM (16-bit addr) to accu- | 0xE0 | 1 | 3-10 |
| A,@DPTR | mulator | | | |
| MOVX @Ri,A | Move ^a accumulator to external RAM (8-bit | 0xF2-0xF3 | 1 | 4-11 |
| | , | 0XI 2 0XI 0 | • | |
| MOVX | addr) | 0xF0 | 1 | 4-11 |
| @DPTR,A | Move ^a accumulator to external RAM (16-bit | UXFU | ı | 4-11 |
| | addr) | 0.00 | | |
| PUSH direct | Push directly addressed data onto stack | 0xC0 | 2 | 4 |
| POP direct | Pop directly addressed location from stack | 0xD0 | 2 | 3 |
| XCH A,Rn | Exchange register with accumulator | 0xC8-0xCF | 1 | 2 |
| XCH A,direct | Exchange directly addressed location with | 0xC5 | 2 | 3 |
| VOLL 4 0 =: | accumulator | | | |
| XCH A,@Ri | Exchange indirect RAM with accumulator | 0xC6-0xC7 | 1 | 3 |
| XCHD A,@Ri | Exchange low-order nibbles of indirect and | 0xD6-0xD7 | 1 | 3 |
| | accumulator | | | |

a. The MOVX instructions perform one of two actions depending on the state of pmw bit (pcon.4).

Table 101. Data transfer operations

| Mnemonic | Description | Code | Bytes | Cycles |
|--------------|---|-----------|-------|--------|
| ACALL addr11 | Absolute subroutine call | xxx10001b | 2 | 6 |
| LCALL | Long subroutine call | 0x12 | 3 | 6 |
| addr16 | | | | |
| RET | Return from subroutine | 0x22 | 1 | 4 |
| RETI | Return from interrupt | 0x32 | 1 | 4 |
| AJMP addr11 | Absolute jump | xxx00001b | 2 | 3 |
| LJMP addrl6 | Long jump | 0x02 | 3 | 4 |
| SJMP rel | Short jump (relative address) | 0x80 | 2 | 3 |
| JMP | Jump indirect relative to the DPTR | 0x73 | 1 | 2 |
| @A+DPTR | | | | |
| JZ rel | Jump if accumulator is zero | 0x60 | 2 | 3 |
| JNZ rel | Jump if accumulator is not zero | 0x70 | 2 | 3 |
| JC rel | Jump if carry flag is set | 0x40 | 2 | 3 |
| JNC rel | Jump if carry flag is not set | 0x50 | 2 | 3 |
| JB bit, rel | Jump if directly addressed bit is set | 0x20 | 3 | 4 |
| JNB bit, rel | Jump if directly addressed bit is not set | 0x30 | 3 | 4 |



| Mnemonic | Description | Code | Bytes | Cycles |
|------------------|---|-----------|-------|--------|
| JBC bit, rel | Jump if directly addressed bit is set and clear bit | 0x10 | 3 | 4 |
| CJNE A, direct, | Compare directly addressed data to accumulator | 0xB5 | 3 | 4 |
| rel | and jump if not equal | | | |
| CJNE | Compare immediate data to accumulator and | 0xB4 | 3 | 4 |
| A,#data,rel | jump if not equal | | | |
| CJNE Rn, | Compare immediate data to register and jump if | 0xB8-0xBF | 3 | 4 |
| #data, rel | not equal | | | |
| CJNE @Ri, | Compare immediate data to indirect addressed | 0xB6-B7 | 3 | 4 |
| #data, rel | value and jump if not equal | | | |
| DJNZ Rn, rel | Decrement register and jump if not zero | 0xD8-DF | 2 | 3 |
| DJNZ direct, rel | Decrement directly addressed location and jump | 0xD5 | 3 | 4 |
| | if not zero | | | |
| NOP | No operation | 0x00 | 1 | 1 |

Table 102. Program branches

| Mnemonic | Description | Code | Bytes | Cycles |
|------------|---|------|-------|--------|
| CLR C | Clear carry flag | 0xC3 | 1 | 1 |
| CLR bit | Clear directly addressed bit | 0xC2 | 2 | 3 |
| SETB C | Set carry flag | 0xD3 | 1 | 1 |
| SETB bit | Set directly addressed bit | 0xD2 | 2 | 3 |
| CPL C | Complement carry flag | 0xB3 | 1 | 1 |
| CPL bit | Complement directly addressed bit | 0xB2 | 2 | 3 |
| ANL C,bit | AND directly addressed bit to carry flag | 0x82 | 2 | 2 |
| ANL C,/bit | AND complement of directly addressed bit to carry | 0xB0 | 2 | 2 |
| ORL C,bit | OR directly addressed bit to carry flag | 0x72 | 2 | 2 |
| ORL C,/bit | OR complement of directly addressed bit to carry | 0xA0 | 2 | 2 |
| MOV C,bit | Move directly addressed bit to carry flag | 0xA2 | 2 | 2 |
| MOV bit,C | Move carry flag to directly addressed bit | 0x92 | 2 | 3 |

Table 103. Boolean manipulation



14.5 Opcode map

| Opcode | Mnemonic | Opcode | Mnemonic | Opcode | Mnemonic |
|--------|---------------|--------|---------------------|--------|---------------------|
| 00H | NOP | 56H | ANL A,@R0 | ACH | MOV R4,direct |
| 01H | AJMP addr11 | 57H | ANL A,@R1 | ADH | MOV R5,direct |
| 02H | JUMP addrl6 | 58H | ANL A,R0 | AFH | MOV R6, direct |
| 03H | RRA | 59H | ANL A,R1 | AFH | MOV R7,direct |
| 04H | INCA | 5AH | ANL A,R2 | ВОН | ANL C,/bit |
| 05H | INC direct | 5BH | ANL A,R3 | B1H | ACALL addr11 |
| 06H | INC @R0 | 5CH | ANL A,R4 | B2H | CPL bit |
| 07H | INC @R1 | 5DH | ANL A,R5 | ВЗН | CPLC |
| 08H | INC R0 | 5EH | ANL A,R6 | B4H | CJNE A,#data,rel |
| 09H | INC R1 | 5FH | ANL A,R7 | B5H | CJNE A, direct, rel |
| 0AH | INC R2 | 60H | JZ rel | B6H | CJNE @R0,#data,rel |
| 0BH | INC R3 | 61H | AJMP addr11 | B7H | CJNE @R1, #data,rel |
| 0CH | INC R4 | 62H | XRL direct, A | B8H | CJNE R0, #data,rel |
| 0DH | INC R5 | 63H | XRL direct, #data | B9H | CJNE R1,#data,rel |
| 0EH | INC R6 | 64H | XRL A, #data | BAH | CJNE R2,#data,rel |
| 0FH | INC R7 | 65H | XRL A,direct | BBH | CJNE R3,#data,rel |
| 10H | JBC bit, rel | 66H | XRLA,@R0 | BCH | CJNE R4,#data,rel |
| 11H | ACALL addr11 | 67H | XRL A,@R1 | BDH | CJNE R5,#data,rel |
| 12H | LCALL add r16 | 68H | XRL A,R0 | BEH | CJNE R6,#data,rel |
| 13H | RRC A | 69H | XRL A,R1 | BFH | CJNE R7,#data,rel |
| 14H | DEC A | 6AH | XRL A,R2 | C0H | PUSH direct |
| 15H | DEC direct | 6BH | XRL A,R3 | C1H | AJMP addr11 |
| 16H | DEC @R0 | 6CH | XRL A,R4 | C2H | CLR bit |
| 17H | DEC @R1 | 6DH | XRL A,R5 | C3H | CLR C |
| 18H | DEC R0 | 6EH | XRL A,R6 | C4H | SWAP A |
| 19H | DEC R1 | 6FH | XRL A,R7 | C5H | XCH A, direct |
| 1AH | DEC R2 | 70H | JNZ rel | C6H | XCH A,@R0 |
| 1BH | DECR3 | 71H | ACALL addr11 | C7H | XCH A,@R1 |
| 1CH | DECR4 | 72H | ORL C, bit | C8H | XCH A,R0 |
| 1DH | DECR5 | 73H | JMP @A+DPTR | C9H | XCH A,R1 |
| 1EH | DECR6 | 74H | MOV A, #data | CAH | XCH A,R2 |
| 1FH | DECR7 | 75H | MOV direct, #data | CBH | XCHA,R3 |
| 20H | JB bit, rel | 76H | MOV @R0,#data | CCH | XCH A,R4 |
| 21H | AJMP addr11 | 77H | MOV @R1, #data | CDH | XCH A,R5 |
| 22H | RET | 78H | MOV R0, #data | CEH | XCH A,R6 |
| 23H | RL A | 79H | MOV R1, #data | CFH | XCHA,R7 |
| 24H | ADD A, #data | 7AH | MOV R2, #data | D0H | POP direct |
| 25H | ADD A, direct | 7BH | MOV R3, #data | D1H | ACALL addr11 |
| 26H | ADD A,@R0 | 7CH | MOV R4, #data | D2H | SETB bit |
| 27H | ADD A,@R1 | 7DH | MOV R5, #data | D3H | SETB C |
| 28H | ADD A,R0 | 7EH | MOV R6, #data | D4H | DAA |
| 29H | ADD A,R1 | 7FH | MOV R7, #data | D5H | DJNZ direct, rel |
| 2AH | ADD A,R2 | 80H | SJMP rel | D6H | XCHDA,@R0 |
| 2BH | ADD A,R3 | 81H | AJMP addr11 | D7H | XCHD A,@R1 |
| 2CH | ADD A,R4 | 82H | ANL C, bit | D8H | DJNZ R0,rel |
| 2DH | ADD A,R5 | 83H | MOVC A,@A+PC | D9H | DJNZ R1,rel |
| 2EH | ADD A,R6 | 84H | DIV AB | DAH | DJNZ R2,rel |
| 2FH | ADD A,R7 | 85H | MOV direct, direct | DBH | DJNZ R3,rel |
| 30H | JNB bit, rel | 86H | MOV direct, @R0 | DCH | DJNZ R4,rel |
| 31H | ACALL addr11 | 87H | MOV direct,@R1 | DDH | DJNZ R5,rel |
| | AUALL addi II | 0/11 | INIO V GIICCI, WITT | ווטט | DUINE IND,IGI |



| Opcode | Mnemonic | Opcode | Mnemonic | Opcode | Mnemonic |
|--------|-------------------|--------|-------------------|--------|---------------|
| 32H | RETI | 88H | MOV direct,R0 | DFH | DJNZ R6,rel |
| 33H | RLC A | 89H | MOV direct,R1 | DFH | DJNZ R7,rel |
| 34H | ADDC A,#data | 8AH | MOV direct,R2 | F0H | MOVX A,@DPTR |
| 35H | ADDC A, direct | 8BH | MOV direct,R3 | F1H | AJMP addr11 |
| 36H | ADDC A,@R0 | 8CH | MOV direct,R4 | E2H | MOVX A,@R0 |
| 37H | ADDC A,@R1 | 8DH | MOV direct, R5 | F3H | MOVX A,@R1 |
| 38H | ADDC A,R0 | 8EH | MOV direct,R6 | E4H | CLR A |
| 39H | ADDC A,R1 | 8FH | MOV direct,R7 | F5H | MOVA, direct |
| 3AH | ADDC A,R2 | 90H | MOV DPTR, #datal6 | E6H | MOVA,@R0 |
| 3BH | ADDC A,R3 | 91H | ACALL addr11 | F7H | MOV A,@R1 |
| 3CH | ADDC A,R4 | 92H | MOV bit, C | E8H | MOV A,R0 |
| 3DH | ADDC A,R5 | 93H | MOVCA,@A+DPTR | F9H | MOV A,R1 |
| 3EH | ADDC A,R6 | 94H | SUBB A, #data | EAH | MOV A,R2 |
| 3FH | ADDC A,R7 | 95H | SUBB A, direct | FRH | MOV A,R3 |
| 40H | JC rel | 96H | SUBB A,@R0 | ECH | MOV A,R4 |
| 41H | AJMP addr11 | 97H | SUBB A,@R1 | FDH | MOV A,R5 |
| 42H | ORL direct, A | 98H | SUBB A, R0 | EEH | MOV A,R6 |
| 43H | ORL direct, #data | 99H | SUBB A,R1 | EFH | MOV A,R7 |
| 44H | ORL A, #data | 9AH | SUBB A,R2 | F0H | MOVX @DPTR,A |
| 45H | ORL A, direct | 9BH | SUBB A,R3 | F1H | ACALL addr11 |
| 46H | ORL A,@R0 | 9CH | SUBB A,R4 | F2H | MOVX @R0,A |
| 47H | ORL A,@R1 | 9DH | SUBB A,R5 | F3H | MOVX @R1,A |
| 48H | ORL A,R0 | 9EH | SUBB A,R6 | F4H | CPL A |
| 49H | ORL A,R1 | 9FH | SUBB A,R7 | F5H | MOV direct, A |
| 4AH | ORL A,R2 | A0H | ORL C,/bit | F6H | MOV @R0,A |
| 4BH | ORLA,R3 | A1H | AJMP addr11 | F7H | MOV @R1,A |
| 4CH | ORL A,R4 | A2H | MOV C, bit | F8H | MOV R0,A |
| 4DH | ORL A,R5 | A3H | INC DPTR | F9H | MOV R1,A |
| 4EH | ORL A,R6 | A4H | MUL AB | FAH | MOV R2,A |
| 4FH | ORLA,R7 | A5H | - | FBH | MOV R3,A |
| 50H | JNC rel | A6H | MOV @R0,direct | FCH | MOV R4,A |
| 51H | ACALL addr11 | A7H | MOV @R1,direct | FDH | MOV R5,A |
| 52H | ANL direct, A | A8H | MOV R0, direct | FEH | MOV R6,A |
| 53H | ANL direct, #data | A9H | MOV R1,direct | FFH | MOV R7,A |
| 54H | ANL A, #data | AAH | MOV R2,direct | | |
| 55H | ANL A, direct | ABH | MOV R3,direct | | |

Table 104. Opcode map




15 Memory and I/O organization

The MCU has a 64 kbytes address space for code and data, an area of 256 byte for internal data (IRAM), and an area of 128 byte for Special Function Registers (SFR).

The nRF24LU1 has 16 kbytes of flash program memory, 2 kbytes of SRAM data memory and a dedicated internal RAM of 256 byte for MCU internal data, see <u>Figure 54.</u> To allow erase and write flash operations, the MCU must run the sequence described in <u>section 17.3.1</u>.

In addition, an area of 2 kbytes is reserved for the USB buffer RAM and the USB configuration registers.



Note: In a program running in a protected flash area, movc may not be used to access addresses 0x00 to 0x03.

Figure 54. nRF24LU1 memory map



15.1 Special function registers

15.1.1 Special function registers locations

The map of Special Function Registers is shown in <u>Table 105.</u>.

| Address | X000 | X001 | X010 | X011 | X100 | X101 | X110 | X111 |
|-----------|---------------|---------------|--------------|---------------|---------------|---------------|---------------|--------------|
| 0xF8-0xFF | <u>FSR</u> | <u>FPCR</u> | FCR | | | | | |
| 0xF0-0xF7 | <u>B</u> | <u>AESKIN</u> | <u>AESIV</u> | <u>AESD</u> | | AESIA1 | AESIA2 | |
| 0xE8-0xEF | <u>AESCS</u> | MD0 | MD1 | MD2 | MD3 | <u>MD4</u> | MD5 | ARCON |
| 0xE0-0xE7 | <u>ACC</u> | | | | | <u>RFDAT</u> | <u>RFCTL</u> | |
| 0xD8-0xDF | WDCON | <u>USBSLP</u> | | | | | | |
| 0xD0-0xD7 | <u>PSW</u> | | | | | | | |
| 0xC8-0xCF | T2CON | P0EXP | <u>CRCL</u> | <u>CRCH</u> | <u>TL2</u> | <u>TH2</u> | | |
| 0xC0-0xC7 | IRCON | CCEN | CCL1 | <u>4CCH1</u> | CCL2 | CCH2 | CCL3 | CCH3 |
| 0xB8-0xBF | <u>IEN1</u> | <u>IP1</u> | SORELH | | SSCONF | <u>SSDAT</u> | <u>SSSTAT</u> | |
| 0xB0-0xB7 | | <u>RSTRES</u> | <u>SMDAT</u> | SMCTRL | | TICKDV | | |
| 0xA8-0xAF | <u>IEN0</u> | <u>IP0</u> | SORELL | <u>REGXH</u> | <u>REGXL</u> | REGXC | | |
| 0xA0-0xA7 | <u>USBCON</u> | | | CLKCTL | <u>PWRDWN</u> | WUCONF | <u>INTEXP</u> | |
| 0x98-0x9F | S0CON | S0BUF | | | | | | |
| 0x90-0x97 | RFCON | | DPS | | P0DIR | P0ALT | | |
| 0x88-0x8F | TCON | TMOD | <u>TL0</u> | <u>TL1</u> | <u>TH0</u> | <u>TH1</u> | CKCON | |
| 0x80-0x87 | <u>P0</u> | <u>SP</u> | <u>DPL</u> | <u>DPH</u> | DPL1 | DPH1 | | <u>PCON</u> |

Table 105. Special Function Registers locations

Note: Undefined locations must not be read or written.

The registers in the X000 column in <u>Table 105.</u> above are both byte and bit addressable. The other registers are only byte addressable.



15.1.2 Special function registers reset values

| Register name | Address | Reset value | More information | Description |
|---------------|------------------|-------------|--------------------------|--------------------------------------|
| ACC | 0xE0 | 0x00 | Section 15.1.3 on page | Accumulator |
| | | | 126 | |
| AESCS | 0xE8 | 0x00 | Section 8.2 on page 93 | AES Command/Status |
| AESD | 0xF3 | 0x00 | Section 8.2 on page 93 | AES Data In/Out |
| AESIA1 | 0xF5 | 0x00 | Section 8.2 on page 93 | AES Indirect Address register 1 |
| AESIA2 | 0xF6 | 0x00 | Section 8.2 on page 93 | AES Indirect Address register 2 |
| AESIV | 0xF2 | 0x00 | Section 8.2 on page 93 | AES Initialization Vector |
| AESKIN | 0xF1 | 0x00 | Section 8.2 on page 93 | AES Key In |
| ARCON | 0xEF | 0x00 | Section 18.2 on page 146 | Arithmetic Control register |
| В | 0xF0 | 0x00 | Section 15.1.4 on page | B register |
| | | | 126 | 3 |
| CCEN | 0xC1 | 0x00 | Section 11.2.7 on page | Compare/Capture Enable register |
| 0.000 | | | 106 | |
| CCH1 | 0xC3 | 0x00 | Section 11.2.8 on page | Compare/Capture register 1, high |
| | | | 106 | byte |
| CCH2 | 0xC5 | 0x00 | Section 11.2.8 on page | Compare/Capture register 2, high |
| 00112 | 0.1.00 | 07.00 | 106 | byte |
| ССН3 | 0xC7 | 0x00 | Section 11.2.8 on page | Compare/Capture register 3, high |
| 00113 | one. | oxec. | 106 | byte |
| CCL1 | 0xC2 | 0x00 | Section 11.2.8 on page | Compare/Capture register 1, low |
| 0021 | 0.02 | oxec. | 106 | byte |
| CCL2 | 0xC4 | 0x00 | Section 11.2.8 on page | Compare/Capture register 2, low |
| 0022 | ONO ! | oxec. | 106 | byte |
| CCL3 | 0xC6 | 0x00 | Section 11.2.8 on page | Compare/Capture register 3, low |
| 0023 | ONCO | oxec. | 106 | byte |
| CKCON | 0x8E | 0x01 | Section 16.1 on page 129 | Memory cycle control |
| CLKCTL | 0xA3 | 0x80 | Section 20.2.1 on page | memery eyere consider |
| 0211012 | 070 10 | one o | 156 | |
| CRCH | 0xCB | 0x00 | Section 11.2.9 on page | Compare/Reload/Capture register, |
| 011011 | 0,102 | 07.00 | 107 | high byte |
| CRCL | 0xCA | 0x00 | Section 11.2.9 on page | Compare/Reload/Capture register, |
| 01102 | | 07.00 | 107 | low byte |
| DPH | 0x83 | 0x00 | Section 15.1.7 on page | Data Pointer High |
| | | 07.00 | 127 | Januar Gillian Filigin |
| DPL | 0x82 | 0x00 | Section 15.1.7 on page | Data Pointer Low |
| 212 | 07.02 | oxec. | 127 | Data i dilitoi Low |
| DPS | 0x92 | 0x00 | Section 15.1.9 on page | Data Pointer Select register |
| 515 | 0,102 | oxec. | 128 | Data i cintor coloct register |
| FCR | 0xFA | 0x00 | Section 17.1.1.2 on page | Flash Command register |
| 1 010 | Ο /(1 / (| oxoo | 132 | l lacir commana regiotei |
| FPCR | 0xF9 | NA | Section 17.1.1.2 on page | Flash Protect Configuration regis- |
| 11010 | 0711 0 | | 132 | ter |
| FSR | 0xF8 | NA | Section 17.1.1.2 on page | Flash Status register |
| 1 Dit | OAI O | 10.0 | 132 | Tradit datas register |
| IEN0 | 0xA8 | 0x00 | Section 21.2.1 on page | Interrupt Enable register 0 |
| 11110 | 07/10 | 0,00 | 159 | michapt Enable regioter o |
| IEN1 | 0xB8 | 0x00 | Section 21.2.2 on page | Interrupt Priority register / Enable |
| T 171A T | 0700 | 0,00 | 159 | register 1 |
| INTEXP | 0xA6 | 0x01 | Section 21.2.2 on page | Togistor 1 |
| TINTEVE | 07/70 | 0.01 | 159 | |
| | | | <u> 100</u> | |



| Register name | Address | Reset value | More information | Description |
|---------------|---------|-------------|--------------------------|--------------------------------------|
| IPO | 0xA9 | 0x00 | Section 21.2.3 on page | Interrupt Priority register 0 |
| | 674.10 | 07.00 | 160 | mionapti many regions. |
| IP1 | 0xB9 | 0x00 | Section 21.2.3 on page | Interrupt Priority register 1 |
| | 07.20 | 07.00 | 160 | mionapti nomy regiote. |
| IRCON | 0xC0 | 0x00 | Section 21.2.4 on page | Interrupt Request Control register |
| 1110011 | 0,100 | oxec. | 161 | michiapt request control register |
| MDO | 0xE9 | 0x00 | Section 18.2 on page 146 | Multiplication/Division register 0 |
| MD1 | 0xEA | 0x00 | Section 18.2 on page 146 | Multiplication/Division register 1 |
| MD2 | 0xEB | 0x00 | Section 18.2 on page 146 | Multiplication/Division register 2 |
| MD3 | 0xEC | 0x00 | Section 18.2 on page 146 | Multiplication/Division register 3 |
| MD4 | 0xED | 0x00 | Section 18.2 on page 146 | Multiplication/Division register 4 |
| MD5 | 0xEE | 0x00 | Section 18.2 on page 146 | Multiplication/Division register 5 |
| PO | 0x80 | 0xFF | Section 13.1 on page 111 | Port 0 (only P0.0 – P0.5 available |
| | oxec . | οχι 1 | Societi 10:1 on page 11: | externally) |
| POALT | 0x95 | 0x00 | Section 13.1 on page 111 | GPIO port functions |
| PODIR | 0x94 | 0xFF | Section 13.1 on page 111 | GPIO pin direction control |
| POEXP | 0xC9 | 0x00 | Section 13.1 on page 111 | or to pirt direction control |
| PCON | 0x87 | 0x00 | Section 20.2.5 on page | Power Control |
| 1 CON | OXO1 | OXOO | 157 | 1 ower control |
| PSW | 0xD0 | 0x00 | Section 15.1.5 on page | Program Status Word |
| FDW | ONDO | 0,000 | 127 | 1 Togram Status Word |
| PWRDWN | 0xA4 | 0x00 | Section 20.2.2 on page | |
| FWICDWIN | UAAA | 0,000 | 156 | |
| REGXC | 0xAD | 0x00 | Section 19.1.6 on page | Control register for watchdog and |
| TCEGATE | 070 10 | OXOO | 151 | wakeup functions |
| REGXH | 0xAB | 0x00 | Section 19.1.6 on page | High byte of 16-bit watchdog/ |
| 1(1102111 | 070 10 | OXOO | 151 | wakeup register |
| REGXL | 0xAC | 0x00 | Section 19.1.6 on page | Low byte of 16-bit watchdog/ |
| | | | 151 | wakeup register |
| RFCON | 0x90 | 0x02 | Section 6.5.1 on page 52 | RF Transceiver configuration regis- |
| | | | | ter |
| RFCTL | 0xE6 | 0x00 | Section 6.5.1 on page 52 | RF Transceiver control register |
| RFDAT | 0xE5 | 0x00 | Section 6.5.1 on page 52 | RF data register |
| RSTRES | 0xB1 | 0x00 | Section 20.2.3 on page | J |
| | | | 156 | |
| SOBUF | 0x99 | 0x00 | Section 12.2.2 on page | Serial Port 0, Data Buffer |
| | | | 109 | |
| SOCON | 0x98 | 0x00 | Section 12.2.1 on page | Serial Port 0, Control register |
| | | | 108 | |
| SORELH | 0xBA | 0x03 | Section 12.2.3 on page | Serial Port 0, Reload register, high |
| | | | 109 | byte |
| SORELL | 0xAA | 0xD9 | Section 12.2.3 on page | Serial Port 0, Reload register, low |
| | | | 109 | byte |
| SMCTRL | 0xB3 | 0x00 | Section 9.2 on page 96 | SPI Master Control register |
| SMDAT | 0xB2 | 0x00 | Section 9.2 on page 96 | SPI Master data register |
| SP | 0x81 | 0x07 | Section 15.1.6 on page | Stack Pointer |
| | | | 127 | |
| SSCONF | 0xBC | 0x00 | Section 10.2 on page 98 | SPI Slave configuration |
| SSDAT | 0xBD | 0x00 | Section 10.2 on page 98 | SPI Slave Data register |
| SSSTAT | 0xBE | 0x00 | Section 10.2 on page 98 | SPI Slave Status register |
| T2CON | 0xC8 | 0x00 | Section 11.2.5 on page | Timer 2 Control register |
| | | | <u>105</u> | |
| L | L | | 1 | 1 |



| Register name | Address | Reset value | More information | Description |
|---------------|---------|-------------|---|---|
| TCON | 0x88 | 0x00 | Section 11.2.1 on page 103 | Timer/Counter Control register |
| TH0 | 0x8C | 0x00 | Section 11.2.3 on page 104 | Timer 0, high byte |
| TH1 | 0x8D | 0x00 | <u>Section 11.2.4 on page</u> <u>104</u> | Timer 1, high byte |
| TH2 | 0xCD | 0x00 | <u>Section 11.2.6 on page</u> <u>105</u> | Timer 2, high byte |
| TICKDV | 0xB5 | 0x03 | <u>Section 19.1.2 on page</u> <u>150</u> | Divider for watchdog and wakeup functions |
| TLO | A8x0 | 0x00 | Section 11.2.3 on page 104 | Timer 0, low byte |
| TL1 | 0x8B | 0x00 | <u>Section 11.2.4 on page</u> <u>104</u> | Timer 1, low byte |
| TL2 | 0xCC | 0x00 | <u>Section 11.2.6 on page</u> <u>105</u> | Timer 2, low byte |
| TMOD | 0x89 | 0x00 | <u>Section 11.2.2 on page</u> <u>104</u> | Timer Mode register |
| USBCON | 0xA0 | 0xFF | Section 7.2 on page 63 | USB configuration/status register |
| USBSLP | 0xD9 | 0x00 | Section 7.2 on page 63 | USB sleep |
| WDCON | 0xD8 | 0x00 | Section 12.2.4 on page 110 | Serial Port 0 Baud Rate Select register (only wdcon.7 bit used) |
| WUCONF | 0xA5 | 0x00 | <u>Section 20.2.4 on page</u> <u>157</u> | Wakeup configuration register |

Table 106. Special Function Registers reset values

15.1.3 Accumulator - ACC

Accumulator is used by most of the MCU instructions to hold the operand and to store the result of an operation.

Note: The mnemonics for accumulator specific instructions refer to accumulator as A, not ACC.

| Address | Reset value | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|---------|-------------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0xE0 | 0x00 | acc.7 | acc.6 | acc.5 | acc.4 | acc.3 | acc.2 | acc.1 | acc.0 |

Table 107. ACC register

15.1.4 B register – B

The B register is used during multiplying and division instructions. It can also be used as a scratch-pad register to hold temporary data.

| Address | Reset value | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|---------|-------------|------|------|------|------|------|------|------|------|
| 0xF0 | 0x00 | b.7 | b.6 | b.5 | b.4 | b.3 | b.2 | b.1 | b.0 |

Table 108. B register



15.1.5 Program Status Word register - PSW

The PSW register contains status bits that reflect the current state of the MCU.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|------|---|
| 0xD0 | 0x00 | 7 | су | Carry flag: Carry bit in arithmetic operations and accumulator |
| | | | | for Boolean operations. |
| | | 6 | ac | Auxiliary Carry flag: Set if there is a carry-out from 3rd bit of |
| | | | | Accumulator in BCD operations |
| | | 5 | f0 | General purpose flag 0 |
| | | 4-3 | rs | Register bank select, bank 03 (0x00-0x07, 0x08-0x0f, 0x10- |
| | | | | 0x17, 0x18-0x1f) |
| | | 2 | OV | Overflow flag: Set if overflow in Accumulator during arithme- |
| | | | | tic operations |
| | | 1 | f1 | General purpose flag 1 |
| | | 0 | р | Parity flag: Set if odd number of '1' in ACC. |

Table 109. PSW register

Note: The Parity bit can only be modified by hardware in the ACC register state.

15.1.6 Stack Pointer – SP

This register points to the top of the stack in internal data memory space. It is used to store the return address of a program before executing an interrupt routine or subprograms. The SP register is incremented before executing PUSH or CALL instruction and it is decremented after executing POP or RET(I) instruction (it always points to the top of the stack).

| Address | Reset value | Register name |
|---------|-------------|---------------|
| 0x81 | 0x07 | SP |

Table 110. SP register

15.1.7 Data Pointer – DPH, DPL

| Address | Reset value | Register name |
|---------|-------------|---------------|
| 0x82 | 0x00 | DPL |
| 0X83 | 0x00 | DPH |

Table 111. Data Pointer register (DPH:DPL)

The Data Pointer registers can be accessed through DPL and DPH. The actual data pointer is selected by DPS register.

The Data Pointer registers are intended to hold a 16-bit address in the indirect addressing mode used by MOVX (move external memory), MOVC (move program memory) or JMP (computed branch) instructions. They may be manipulated as 16-bit register or as two separate 8-bit registers. DPH holds a higher byte and DPL holds a lower byte of an indirect address.

These registers are used to access external code or data space (for example, MOVC A, @A+DPTR or MOV A, @DPTR).



15.1.8 Data Pointer 1 – DPH1, DPL1

| Address | Register name |
|---------|---------------|
| 0x84 | DPL1 |
| 0X85 | DPH1 |

Table 112. Data Pointer 1 register (DPH1:DPL1)

The Data Pointer register 1 can be accessed through DPL1 and DPH1. The actual data pointer is selected by DPS register.

These registers are intended to hold a 16-bit address in the indirect addressing mode used by MOVX (move external memory), MOVC (move program memory) or JMP (computed branch) instructions. They can be manipulated as a 16-bit register or as two separate 8-bit registers. DPH1 holds a higher byte and DPL1 holds a lower byte of an indirect address.

These registers are used to access external code or data space (for example, MOVC A,@A+DPTR or MOV A,@DPTR respectively).

The Data Pointer 1 is an extension to the standard 8051 architecture to speed up block data transfers.

15.1.9 Data Pointer Select register – DPS

The MCU contains two Data Pointer registers. Both Data Pointer registers can be used as 16-bits address source for indirect addressing. The DPS register serves for selecting the active data pointer register.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|------|---|
| 0x92 | 0x00 | 7:1 | - | Not used |
| | | 0 | | Data Pointer Select. 0: select DPH:DPL, 1: select DPH1:DPL1 |

Table 113. DPS register



16 Random Access Memory (RAM)

The nRF24LU1 contains two separate RAM blocks. These blocks are used to save temporary data or programs.

The RAM blocks are 256x8 IRAM bits and 2048x8 bits.

Note: The information in these blocks is lost when power to the device is removed.

As described in <u>chapter 15 on page 122</u>, the RAM resides in different maps, that is, different instructions are used to access them.

The smallest RAM-block (256 bytes) resides in the "internal" RAM-area, called IRAM, and contains scratch-pad data, subroutine stacks, register files, and so on.

Note: The lower 128 bytes can be addressed direct or indirectly, while the upper 128 bytes can only be accessed using indirect addressing.

The largest RAM (2048 bytes) resides in the XDATA space and is a fixed block located from address 0x8000 to 0x87FF. This block is used for data or program code.

16.1 Cycle control

The MCU has a programmable SFR register that controls timing to on-chip memory. Since this memory is fast, the default values are recommended. If a program frequently accesses XDATA then stretch control can be set to three zeros (000) to improve performance.

| Address | Reset value | Bit | Description | |
|---------|-------------|-----|--|--|
| 0x8E | 0x01 | 7 | Not used | |
| | | 6-4 | Program memory wait state control | |
| | | | 000: No wait-states (default at power-up) | |
| | | | Other values are reserved and should not be used | |
| | | 3 | Not used | |
| | | 2-0 | External data memory stretch control. | |
| | | | 001: One stretch cycle (default) | |
| | | | Other values are reserved and should not be used | |

Table 114. CKCON register



17 Flash Memory

This section describes the operation of the embedded flash memory. You can read, program and erase the memory from the SPI slave interface. You can read the memory from the MCU and under special circumstances the MCU can perform write and erase operations, for instance, when performing a firmware upgrade through the USB interface (this requires that special firmware is installed). You can also program the flash memory through the USB by using the USB bootloader.

17.1 Features

- 16k Flash memory
- 32 pages of main block + 1 infopage
- · Page size 512 bytes
- Endurance minimum 1000 write/erase cycles
- Direct SPI programmable
- Read and write accessible from MCU
- Configurable write protect
- Configurable readback protect

The 16 kbytes flash memory is divided into two blocks, the main block and the information block (infopage) with only one page of flash array. The page size of the flash memory is 512 byte.

At the chip interface the flash behaves as an SPI programmable flash memory. All configuration and setup of the behavior during normal mode (that is, when MCU is active and running) is defined through the SPI and the configuration data is stored in the infopage. During the chip reset/start-up sequence the configuration data is read and stored in a set of registers that control flash memory behavior.




Figure 55. Flash memory organization



The main block of flash memory can be configured through the SPI (Figure 55.) in the following ways:

- Unprotected program memory; can be read, written and erased through the SPI and by the MCU. With no configuration the whole main block is unprotected memory.
- Protected program memory; can be read, written and erased through the SPI but only read by the MCU. Any number of pages can be configured as protected memory.
- Data memory; can be read, written and erased through the SPI and by the MCU. Two data pages may be enabled. If enabled, the number of protected pages are reduced by two.

You can program the infopage through the SPI only, with the MCU having only read access to the infopage.

Note: You can write to a flash byte only once between each erase. To rewrite a flash byte, a page (or full) erase must run first. This sets the value of all erased bytes to 0xFF.

17.1.1 Functional description

17.1.1.1 Infopage content

The content of the infopage is given in <u>Table 115.</u> below:

| Infopage data | Size | Address | Comment |
|---------------------|-----------|---------|--|
| Reserved | 32 bytes | 0x00 | Reserved. Do not delete. |
| Page address at | 1 byte | 0x20 | Read out during reset/start-up sequence of the chip to |
| start of protected | | | register FPCR |
| area (that is, num- | | | Byte value: |
| ber of unprotected | | | 0xFF: all pages are unprotected |
| pages) | | | Other value: page address |
| Encoded DAEN, | 1 byte | 0x21 | Read out during reset/start-up sequence of the chip. |
| Enable flash data | | | Byte value: |
| memory | | | 0xFF: no data memory, DAEN=0 |
| | | | Other value: data memory exists, DAEN=1 |
| Readback blocking | 1 byte | 0x22 | Read out during reset/start-up sequence of chip. |
| byte for infopage | | | Byte value: |
| | | | 0xFF: RDISIP=0 |
| | | | Other value: RDISIP=1 |
| | | | Note: This also blocks readout of chip identification. |
| Readback blocking | 1 byte | 0x23 | Read out during reset/start-up sequence of chip. |
| byte for main block | | | Byte value: |
| | | | 0xFF: RDISMB=0 |
| | | | Other value: RDISMB=1 |
| Enable debug | 1 byte | 0x24 | Read out during reset/start-up sequence of chip. |
| | | | Byte value: |
| | | | 0xFF: DBG=0 |
| | | | Other value: DBG=1 if RDISMB=0, enable debug, |
| | | | See chapter 22 on page 162 |
| Reserved | 219 bytes | 0x25 | Reserved, do not use. |
| For user data | 256 bytes | 0x100 | Free to use. |

Note: See also <u>Table 116.</u>.

Table 115. Infopage content



17.1.1.2 Registers to control flash operations

| Addr | Reset value | Bit | Name | RW | Function |
|------|-------------|-----|--------|----|---|
| 0xF8 | N/A | | | | FSR – Flash Status Register |
| | | 7 | DBG | RW | 1: Debug enabled, 0: Debug disabled, can be set by MCU |
| | | 6 | STP | R | 1: Start from protected program memory |
| | | 5 | WEN | RW | Write enable. 1: enable |
| | | 4 | RDYN | R | Flash interface ready. 0: ready |
| | | 3 | INFEN | RW | Infopage enable. 1: enable |
| | | 2 | RDISMB | R | SPI read-back disable of main block. 1: read back disable |
| | | 1 | RDISIP | R | SPI read-back disable of infopage. 1: read back disable |
| | | 0 | - | | Reserved, read as 0. |
| 0xF9 | N/A | | | | FPCR – Flash Protect Configuration Register |
| | | 7 | DAEN | R | 1: Two pages of data memory enabled, 0: no data mem- |
| | | 6:0 | NUPP | R | ory enabled. |
| | | | | | Number of unprotected pages. |
| 0xFA | 0x00 | | | | FCR – Flash Command Register |
| | | 7:5 | - | R | Not used |
| | | 4:0 | EPA | RW | Byte value < 32: |
| | | | | | Erase page address, otherwise used for secure MCU |
| | | | | | flash write, see section 17.3.1 on page 132. |

Table 116. FSR, FPCR and FCR registers

17.2 Brown-out

There is an on-chip brown-out detector that ensures that the write operation is aborted safely and that the chip restarts from reset if there is a power disturbance during a flash write operation.

17.3 Flash programming from the MCU

This section describes how you can write and erase the flash memory using the MCU.

17.3.1 MCU write and erase of the main block

When a flash write is initiated, the MCU is halted for 740 clock cycles (46µs @16Mhz) for each byte written. When a page erase is initiated, the MCU can be halted for up to 360,000 clock cycles (22.5 ms @16Mhz). During this time the MCU does not respond to any interrupts. Firmware must assure that page erase does not interfere with normal operation of the nRF24LU1.

The MCU can perform erase page and write operations to the unprotected part and the data part of the flash main block. To prevent unwanted/harmful erase and write operations a security mechanism is implemented.

To allow erase and write flash operations the MCU must run the following sequence:

- 1. Write 0xAA to the FCR register. This starts an internal 7 bit down counter. The counter counts down from 127 to 0.
- 2. Before the count down period has expired (8 µs @16Mhz), write 0x55 to the FCR. This restarts the internal 7 bit down counter. The counter counts down from 127 to 0. In the count down period (8 µs) the WEN bit in the FSR register is writeable from the MCU.



- 3. Set WEN in FSR register high before count down period has expired.
- 4. The flash is now open for erase and write from the MCU until WEN is set low again. WEN can be set low directly (no security mechanism applies).
- 5. To erase a page, write page address (range 0-31) to the FCR register. Bytes are written individually (there is no auto increment) to the flash using the specific memory address. When the programming code executes from the flash erase or write operation is self timed and the CPU stops until the operation is finished. If the programming code executes from the XDATA RAM the code must wait until the operation has finished. This can be done either by polling the RDYN bit in the FSR register to go low or by a wait loop. Do not set WEN low before the write or erase operation is finished. Memory address is identical to the flash address, see Chapter 15 on page 122 for memory mapping.

17.3.2 Boot, start of code execution

If the STP bit in the FSR register is high the MCU starts a program execution from the lowest address in the protected part of the flash memory (FPCR[6:0]<<9). If the STP bit is low (as it is in a normal case) the MCU starts an execution from address "0" of the flash memory.

Note: There is only one set of interrupt vectors (see <u>Table 135.</u>) and they always point to the first page of flash memory, regardless of whether the page is defined as protected or unprotected memory. So, if a program is placed in the protected part of flash memory starting at a higher page, the corresponding interrupt vectors still point to the unprotected part of memory. Unless the implications of this are clearly understood, it is recommended not to use interrupt in programs intended to run from the protected area.

The value of the STP bit is decided in the chip start-up sequence. If the content of the 16 highest addresses of the flash memory (main block) have an odd number of 1's then STP is set high. Otherwise, STP is set low because the flash is configured with a data area in the two upper pages. If the data area is not enabled the STP bit is always low. This mechanism is used to obtain a safe upgrade for the unprotected area of the flash.

Here is an example of this mechanism in use:

- The application is running in an unprotected area and the program doing the upgrade resides in a protected area.
- You must configure flash with DAEN=1, Data AREA Enabled, to allow firmware control over the STP bit.
- The host initiates a firmware upgrade over the USB interface.
- Set WEN as described in section 17.3.1 on page 132.
- A bit in one of the 16 highest addressed bytes is programmed to 0.
- You can now restart the system. The system restarts from the protected area.
- You can now perform erase and write operations safely in the unprotected area, that is, you can update the unprotected area through the USB interface.
 - In case of a power failure or a restart the MCU starts an execution in the protected area.
- When the upgrade is finished a new bit in one of the 16 highest addressed bytes is programmed to 0 which gives an even number of 1s in these bytes, implying STP=0, after next reset.
- You can now restart the system, and it restarts from the unprotected area.

Note: For program in protected area, see the restriction for movc in Figure 54. on page 122



17.4 Flash programming through USB

The nRF24LU1 bootloader allows you to program the nRF24LU1 through the USB interface. The bootloader is pre-programmed into the nRF24LU1 flash memory and automatically starts when power is applied. After start-up the bootloader copies the flash programming code to the internal SRAM from where the complete flash memory can be programmed.

The bootloader occupies the topmost 2K bytes (KB) of the flash and is not deleted unless the user program extends into this area. If the program is larger than 14KB the bootloader is overwritten and lost.

In addition to the topmost 2 KB of the flash, the bootloader also uses the 3 byte reset vector at address 0. If your application needs to re-execute the bootloader; you must restore the reset vector so that the bootloader executes after power on reset.

17.4.1 Flash Layout

The 16 KB flash is divided into 32 pages of 512 bytes each. Since the maximum USB packet size is 64 bytes the bootloader divides each flash page into 8 blocks of 64 bytes each as shown in <u>Figure 56.</u>




Figure 56. Relation between address, pages and blocks



17.4.2 USB Protocol

nRF24LU1 begins enumerating when connected to a USB host and is available to the operating system. A driver, or application, communicating with the bootloader must use the following parameters:

| USB parameters | Value | Comment |
|------------------------------|--------|---------------------|
| VID (Vendor Identification) | 0x1915 | |
| PID (Product Identification) | 0x0101 | |
| IN Endpoint address | 0x81 | Endpoint 1 IN Bulk |
| OUT Endpoint address | 0x01 | Endpoint 1 OUT Bulk |

Table 117. Driver/application USB parameters for communication with bootloader

The USB host communicates with the bootloader by writing commands to the IN endpoint. All USB commands to the bootloader start with a 1 byte identifier (cmd id) and return a packet, see sections 17.4.2.1, 17.4.2.2, 17.4.2.3 and 17.4.2.4. If the command takes parameters, the parameters are written as 1 byte after the 1 byte identifier, for example, command 0x02 takes the parameter pn. Each command returns a value that must be read from the OUT endpoint.

17.4.2.1 Firmware version (cmd 0x01)



Figure 57. Command 0x01

This command returns the firmware version of the bootloader. hb is the major version number and lb is the minor version number. For example, when hb=0x01 and lb=0x00 the version is 1.0.

17.4.2.2 Flash page write (cmd 0x02)

This command is sent to the bootloader to start writing a flash page to the page indicated by the parameter pn. After this command is completed the host must send the 8 blocks that constitutes the page. This is done by sending 64 byte packets to the USB IN endpoint with the contents of the block. The bootloader responds with a one-byte packet (containing 0x00) after each packet has been sent.




Figure 58. Command 0x02



17.4.2.3 Read flash block (cmd 0x03)

This command is sent by the host to read one of the 64 byte flash blocks. The block is indicated by the parameter bn.



Figure 59. Command 0x03

17.4.2.4 Flash page erase (cmd 0x04)

This command is used mainly for debugging purposes since the Flash Page Write command above automatically erases the page if needed prior to programming. Using this command erases page pn.



Figure 60. Command 0x04

17.5 Flash programming through SPI

The on-chip flash is designed to interface a standard SPI device for programming. The interface uses an 8 bit instruction register and a set of instructions/commands to program and configure the flash memory.

17.5.1 SPI commands

To allow access through the SPI the external PROG pin must be set high during all flash operation commands. After activation of the PROG pin you must wait at least 1.5 ms before you input the first flash command. When the PROG pin is set, the GPIO pins are automatically configured as slave SPI (see chapter 13 on page 111. Further description of SPI slave is found in chapter 10 on page 98).

| Command | Command format | Command operation | |
|------------|----------------|--|--|
| WREN | 0x06 | Set flash write enable, FSR bit5 (WEN) | |
| WRDIS | 0x04 | Reset flash write enable, FSR bit5 (WEN) | |
| RDSR | 0x05 | Read Flash Status Register (FSR) | |
| WRSR | 0x01 | Write Flash Status Register (FSR). (The DBG bit in FSR can | |
| | | be set by the MCU but not through the SPI). | |
| READ | 0x03 | Read data from flash | |
| PROGRAM | 0x02 | Write data to flash | |
| ERASE PAGE | 0x52 | Erase addressed page | |
| ERASE ALL | 0x62 | Erase all pages | |
| RDFPCR | 0x89 | Read Flash Protect Configuration Register (FPCR) | |
| RDISIP | 0x84 | Set flash infopage read-back disable, FSR bit1 (RDISIP) | |
| RDISMB | 0x85 | Set flash main block read-back disable, FSR bit2 (RDISMB) | |
| ENDEBUG | 0x86 | Enable debugger through JTAG-pins, see chapter 22 on | |
| | | page 162 for details, FSR bit7 (DBG) | |

Table 118. Flash SPI operation commands






Figure 62. SPI write operation.

An SPI command always starts with the external master sending a command byte to the flash slave, followed by a variable number of address and data bytes. The number of address and data bytes are specific to each command, as described below. In Figure 61. and Figure 62. above Cn is the SPI Command Bit and Dn is the Data Bit (note: LSByte to MSByte, MSBit in each byte first).

17.5.1.1 Write enable (WREN)

MISO (P0.2)

Set Write ENable latch (WEN in FSR), bit 5 in the status register. The device powers up in write disable state. Each write and erase instruction must be enabled with a WREN command. This is a single byte command with no data.

17.5.1.2 Write disable (WRDIS)

Reset Write ENable latch (WEN in FSR). This is a single byte command with no data.

17.5.1.3 Read status register (RDSR)

Read Flash Status Register (FSR) command, which consists of a command byte and a variable number of data bytes, for optional re-read.

17.5.1.4 Write status register (WRSR)

Write Flash Status Register (FSR) command, which consists of a command byte and one data byte.

17.5.1.5 READ

Reading the flash content through the MISO line requires the following sequence:

1. The CSN line is activated (that is, pulled low) to enable/ activate the SPI slave.

NORDIC

nRF24LU1 Product Specification

- 2. The READ command is transmitted through the MOSI line followed by the two byte address to the byte to be read.
- 3. The addressed data byte is shifted out on the MISO line.

If the CSN line is kept active after the first byte is read out the read command can be extended, the address is auto incremented and data continues to be shifted out. The internal address counter rolls over when the highest address is reached, allowing the complete memory to be read in one continuous read command.

A readback of the flash content is only possible if read disable bits (RDISMB and RDISIP) in the FSR register are not set.

17.5.1.6 PROGRAM

Writing the flash content through the MISO line requires the following sequence:

- 1. Enable the device for writing using the WREN command.
- 2. The CSN line is pulled low to enable the SPI slave.
- 3. The PROGRAM command is sent on the MOSI line followed by the two byte address (address of the first byte) and the data to be programmed/ written.
- 4. The on-chip driven program sequence is started when you set the CSN pin high/ deactivated.
- 5. During the program sequence all SPI commands are ignored except the RDSR command.

The CSN line can be kept active to write up to 256 bytes (with address auto increment) in one PROGRAM command. The first byte can be anywhere in a page. A byte can not be reprogrammed without erasing the whole page.

The device returns to write disable after completion of a PROGRAM command.

17.5.1.7 ERASE PAGE

To erase the content of one flash page, the following sequence is required:

- 1. Enable the device for writing using the WREN command.
- 2. The CSN line is pulled low to enable the SPI slave.
- 3. The ERASE PAGE command is sent on the MOSI line followed by the page number (0-31) to be erased.
- 4. The on-chip driven erase sequence is started when the CSN pin is set high.
- 5. During the erase sequence all SPI commands are ignored except the RDSR command.

The infopage is erased by this command if INFEN (bit3 in FSR) is set. The device returns to write disable after completion of an ERASE PAGE command.

17.5.1.8 ERASE ALL

To erase all flash content, the following sequence is required:

- 1. Enable the device for writing using the WREN command.
- 2. The CSN line is pulled low to enable the SPI slave.
- 3. The ERASE ALL command is sent on the MOSI line.
- 4. The on-chip driven erase sequence is started when the CSN pin is set high.
- 5. During the erase sequence all SPI commands are ignored except the RDSR command.



If INFEN (bit 3 in FSR) is set high before execution of the ERASE_ALL command, both the infopage and the MainBlock are erased, otherwise only the MainBlock is erased.

The device returns to write disable after completion of an ERASE ALL command.

17.5.1.9 Read Flash Protect Configuration register (RDFPCR)

Read the Flash Protect Configuration Register (FPCR) command. This is a two byte command consisting of a command byte and one data byte.

17.5.1.10 Read Disable Infopage (RDISIP)

Set Flash infopage readback disable and clear byte 0x22 in flash infopage. This is a single byte command with no data.

17.5.1.11 Read Disable MainBlock (RDISMB)

Set Flash MainBlock readback disable and clear byte 0x23 in flash infopage. This is a single byte command with no data.

17.5.1.12 Enable Debugger (ENDEBUG)

Enable the on-chip hardware debugger and clear byte 0x24 in flash infopage. This is a single byte command with no data.

17.5.1.13 SPI Readback disable

A mechanism to prevent readback over the SPI bus is implemented. Two bytes of the infopage are reserved for this. The infopage and MainBlock each have their own readback disable signal, RDISIP and RDISMB respectively. The signal values are available in the FSR register in bits 2:1. The infopage content is checked whenever the chip is started or restarted. If byte 0x22 of infopage==0xFF, RDISIP=0, otherwise RDISIP=1. If byte 0x23 of infopage==0xFF, RDISMB=0, otherwise RDISMB=1.

The infopage bytes may be written once, (by using command SPI commands RDISIP or RDISMB) which enables the readback disable function. Until the flash memory is erased the readback cannot be enabled again. RDISMB=1 inhibits page erase and write to flash (both MainBlock and infopage), but erase all is always allowed, it is also the only way to clear RDISMB.

17.5.2 Standalone programming requirements

When programming the nRF24LU1 in a standalone flash/EEPROM/MCU programmer, an adapter board (or socket assembly) with capacitors and resistors and possibly an oscillator are required. The following table describes how the device pins are used:

| Signal | Pins | Disposition | Further information |
|--------|------------------|---|---------------------|
| VDD | 1, 3, 9, 19, 24, | Connect together to supply and decouple | See <u>17.5.2.2</u> |
| | 27 | | |
| VBUS | 3 | Open | See <u>17.5.2.2</u> |
| D+ | 4 | Leave open | |
| D- | 5 | Leave open | |
| VSS | 6, 12, 17, 18, | Connect to ground net (plane) | See <u>17.5.2.2</u> |
| | 23, 26, 30 | | |

| Signal | Pins | Disposition | Further information |
|--------|------|--|---------------------|
| PROG | 7 | Connect to pin electronics or strap to | See <u>2.2.4</u> |
| | | VDD | |
| RESET | 8 | Connect to pin electronics or strap to | See <u>2.2.7</u> |
| | | VDD | |
| SCK | 10 | Connect to pin electronics (nRF24LU1 in) | See <u>17.5.1</u> |
| MOSI | 11 | Connect to pin electronics (nRF24LU1 in) | See <u>17.5.1</u> |
| MISO | 13 | Connect to pin electronics (nRF24LU1 | See <u>17.5.1</u> |
| | | out) | |
| CSN | 14 | Connect to pin electronics (nRF24LU1 in) | See <u>17.5.1</u> |
| P0.4 | 15 | Leave open | |
| P0.5 | 16 | Leave open | |
| VDD_PA | 20 | Leave open | |
| ANT1 | 21 | Leave open | |
| ANT2 | 22 | Leave open | |
| IREF | 25 | Leave open | |
| DEC1 | 28 | Leave open | |
| DEC2 | 29 | Decouple to VSS | See <u>17.5.2.2</u> |
| XC2 | 31 | leave open (optionally connect to XTAL) | See <u>17.5.2.1</u> |
| XC1 | 32 | Connect to clock source | See <u>17.5.2.1</u> |

Table 119. Device pins

17.5.2.1 Clock requirements

The XC1 requires a clock between 9MHz and 16MHz during the entire programming sequence. The programming speed is directly proportional to the speed of the clock so, we recommend a clock speed of 16MHz +/- 60ppm. The clock source can be a crystal between xC1 and xC2 or an external clock source connected to the xC1 pin:

- From an oscillator module on the adapter board or a pin driver in the programmer.
 - ▶ Required amplitude is at least 0.5V p-p, maximum 3.3V p-p.
 - ▶ Waveform is sine or square.
 - ▶ Required duty cycle is 40% to 60% (V/2 in the sine case).






Figure 63. External clock source

- From a crystal between XC1 (pin 32) and XC2 (pin 31)

 - See <u>chapter 23 on page 163</u> for oscillator circuitry details.
 Make sure the socket solution does not add significant parasitic to the circuit.






Figure 64. Clock source from a crystal between XC1 and XC2 pins

17.5.2.2 Power supply requirements

All VSS pins should be well connected to the adapter board, preferably using a ground plan. All VDD pins should be connected together and decoupled with at least three capacitors, 10nF each, to VSS. The DEC2 pin should be decoupled with 33nF to VSS.

Using 3.3V supply (preferred)

Leave the VBUS pin open and connect a 3.3V +/- 5% power supply to the VDD pins.

17.5.2.3 Signal pin requirements

SPI Port

The pins CSN, SCK and MOSI must be driven by programmer pin electronics. All write operations to the FLASH are controlled by these three signals. The pin MISO is an output of the nRF24LU1 that must be read to validate flash contents, and can be read to check status during write or erase operations.

The clock frequency of the SPI port is not correlated to the XC1 clock (it does not need to be synchronous). The SPI data signals have no defined relation to the XC1 clock (can be any phase). For more information see chapter 5 on page 20.



Control pins PROG and RESET

If power on sequence is clean (that is, nRF24LU1 is well seated when power is ramped and power ramp is monotonous), the program and reset signals may be strapped to VDD. However, if possible, these signals should be controlled by pin drivers so that they are independent of power ramp quality.

17.5.3 In circuit programming over SPI

You can program a finished PCB with nRF24LU1 that has all parts mounted. There are similar requirements to a standalone programmer with the following exceptions:

- All pins must be connected according to application requirements.
- PROG pin needs a pull-down on the PCB.
- PROG pin should be under control of the programmer over the edge of the PCB or through a pogo pin.
- RESET pin needs a pull-up on the PCB.
- RESET pin should be under control of the programmer over the edge of the PCB or through a pogo pin (to restart device after programming if required).
- The SPI input pins (CSN, SCK, MOSI) should be under control of the programmer over the edge of the PCB or through a pogo pin.
- The SPI output pin (MISO) should be readable by programmer over the edge of the PCB or through a pogo pin.
- The applications use of the SPI port pins should not conflict with the use of these pins as a SPI port.
- nRF24LU1 can be powered effectively by a 5V connected to VBUS (over USB plug or pogo pin) or by a 3.3V +/- 5% connected to VDD over the edge of the PCB or through a pogo pin.

17.5.4 SPI programming sequences

The details of SPI timing are described in <u>section 10.3 on page 99</u>. With limit track length (and other loading on MISO) it is possible to operate the SPI up to 8MHz. Reducing that to 4MHz (or even 2MHz) does not significantly impact the overall programming time.

The sequences of command and data in an SPI command are found in <u>Figure 61</u>. on <u>page 137</u> and <u>Figure 62</u>. on <u>page 137</u>. In these figures only 2 bytes of data are shown. Typically for read and write data transfers the block should be as long as possible (64 to 256 data bytes gives the best performance).

The typical production line sequence of commands is:

- 1. Pulse **RESET** pin low and return to high.
- 2. Pull PROG pin high and wait for 2ms.
- 3. Issue WREN command
- 4. Issue ERASE ALL command
- 5. Wait for the ERASE_ALL command to finish (this takes 360,000 clock cycles (XC1) after the positive edge of CSN).
- Repeat the following 64 times:
 - ▶ Issue WREN command
 - ▶ Issue PROGRAM command followed by the next address and then the next 256 data bytes.
 - ▶ Wait until the PROGRAM command is finished (this is 256 + 1 times 365 clock cycles (XC1) after the positive edge of CSN).
- 7. Repeat the following 64 times:
 - ▶ Issue READ command followed by next address then read out 256 bytes on MISO
 - Compare read bytes against expected



The following are optional steps that update the infopage fields:

8. Issue WFSR to set INFEN bit to 1.

IF "Offset to start of protected area" is specified (not equal to 0xFF):

- 9. Issue SPI command WREN
- 10. Issue SPI command PROGRAM with address 0x0020 followed by the offset byte
- 11. Wait until PROGRAM command is finished

IF "Enable data area" is specified:

- 12. Issue SPI command WREN
- 13. Issue SPI command PROGRAM with address 0x0021 followed by a byte that is not 0xFF
- 14. Wait until PROGRAM command has completed (this is 365 clock cycles (XC1) after the positive edge of CSN).

IF "Disable Program readback" is specified:

- 15. Issue SPI command RDISMB
- 16. Wait until PROGRAM command has completed (this is 365 clock cycles (XC1) after the positive edge of CSN).

IF "Disable infopage readback" is specified:

- 17. Issue SPI command RDISIP
- 18. Wait until PROGRAM command has completed (This is 365 clock cycles (XC1) after the positive edge of CSN).

Note: The completion of the ERASE_ALL and/or the PROGRAM command may be ensured by waiting the specified amount of time, or alternatively repeatedly issuing RDSR commands until the RDYN bit reads back as 0.

17.5.4.1 Erasing the infopage

Our devices have all user defined fields of the infopage pre-erased. The above programming sequence does not erase the infopage. If infopage needs to be erased due to re-programming of a part, step 3 in the above procedure should be modified to:

- 3. Issue WFSR to set INFEN bit to 1
- 4. Issue READ with address 0x0000 and read and save 32 bytes
- 5. Issue WREN

nRF24LU1 Product Specification



And step 5 should be modified to:

- Wait until ERASE_ALL command is finished (this will be 360,000 clock cycles (XC1) after the positive edge of CSN).
- 6. Issue WREN
- 7. Issue PROGRAM followed by the 32 bytes saved in step 4 above.
- 8. Wait until the PROGRAM command is finished. This will be 32 + 1 times 370 clock cycles (XC1) after the positive edge of CSN.
- 9. Issue the WFSR command to set INFEN bit to 0.

Note: The completion of the <code>ERASE_ALL</code> and/or the <code>PROGRAM</code> command may be ensured by waiting the specified amount of time, or alternatively repeatedly issuing <code>RDSR</code> commands until the <code>RDYN</code> bit reads back as 0.



18 MDU – Multiply Divide Unit

The MDU – Multiplication Division Unit, is an on-chip arithmetic co-processor which enables the MCU to perform additional extended arithmetic operations like 32-bit division, 16-bit multiplication, shift and, normalize operations. All operations are unsigned integer operations.

The MDU is handled by seven registers, which are memory mapped as Special Function Registers. The arithmetic unit allows concurrent operations to be performed independent of the MCU's activity.

Operands and results are stored in MD0 \dots MD5 registers. The module is controlled by the ARCON register. Any calculation of the MDU overwrites its operands.

18.1 Features

The MDU is controlled by the SFR registers MD0 .. MD5 and ARCON.

18.2 Functional description

The MD0 .. MD5 are registers used in the MDU operation.

| Address | Register name |
|---------|---------------|
| 0xE9 | MD0 |
| 0xEA | MD1 |
| 0xEB | MD2 |
| 0xEC | MD3 |
| 0xED | MD4 |
| 0xEE | MD5 |

Table 120. Multiplication/Division registers MD0..MD5

The ARCON register controls the operation of MDU and informs you about its current state.

| Address | Reset value | Bit | Name | Description |
|---------|-------------|-----|------|--|
| 0xEF | 0x00 | 7 | mdef | MDU Error flag MDEF. Indicates an improperly performed opera- |
| | | | | tion (when one of the arithmetic operations has been restarted or |
| | | | | interrupted by a new operation). |
| | | 6 | mdov | MDU Overflow flag MDOV. Overflow occurrence in the MDU oper- |
| | | | | ation. |
| | | 5 | slr | Shift direction, 0: shift left, 1: shift right. |
| | | 4-0 | SC | Shift counter. When set to '0's, normalize operation is selected. |
| | | | | After normalization, the "sc.0" "sc.4" contains the number of |
| | | | | normalizing shifts performed. |
| | | | | Shift operation is selected when at least one of these bits is set |
| | | | | high. The number of shifts performed is determined by the num- |
| | | | | ber written to "sc.4", "sc.0", where "sc.4" is the MSB. |

Table 121. ARCON register



The operation of the MDU consists of the following phases:

18.2.1 a) Loading the MDx registers

The type of calculation the MDU has to perform is selected in accordance with the order in which the MDx registers are written.

| Operation | 32 bit/16 bit | 16 bit / 16 bit | 16 bit x 16 bit | Shift/normalize |
|-------------|-------------------------------|---|-----------------|------------------------------------|
| first write | MD0 (lsb) | MD0 (lsb) | MD0 (lsb) Num1 | MD0 (lsb) |
| | MD1 bg MD2 i≥ MD3 (msb) | MD1 (msb) lab ND1 (msb) lab ND1 (msb) | MD4 (lsb) Num2 | MD0 (ISB) Laguer MD1 MD2 MD3 (msb) |
| | MD4 (lsb) | MD4 (lsb) | MD1 (msb) Num1 | |
| last write | MD5 (msb) | MD4 (Isb) SEP DE MD5 (msb) DE MD5 M | MD5 (msb) Num2 | ARCON |

Table 122. MDU registers write sequence

- 1. Write MD0 to start any operation.
- 2. Write operations, as shown in Table 122, to determine appropriate MDU operation.
- 3. Write (to MD5 or ARCON) starts selected operation.

The SFR Control detects some of the above sequences and passes control to the MDU. When a write access occurs to MD2 or MD3 between write accesses to MD0 and finally to MD5, then a 32/16 bit division is selected.

When a write access to MD4 or MD1 occurs before writing to MD5, then a 16/16 bit division or 16x16 bit multiplication is selected. Writing to MD4 selects 16/16 bit division and writing to MD1 selects 16x16 bit multiplication, that is, Num1 x Num2.

18.2.2 b) Executing calculation

During executing operation, the MDU works on its own in parallel with the MCU.

| Operation | Number of clock cycles | | | | | | |
|----------------------|---------------------------------|---------------------------------|--|--|--|--|--|
| Division 32bit/16bit | 17 clock cycles | | | | | | |
| Division 16bit/16bit | 9 clock cycles | | | | | | |
| Multiplication | 11 cloc | 11 clock cycles | | | | | |
| Shift | min. 3 clock cycles (sc = 01h) | max 18 clock cycles (sc = 1Fh) | | | | | |
| Normalize | min. 4 clock cycles (sc <- 01h) | max 19 clock cycles (sc <- 1Fh) | | | | | |

Table 123. MDU operations execution times



18.2.3 c) Reading the result from the MDx registers

| Operation | 32 bit/16 bit | | 16 bit / 16 bit | | 16 bit x 16 bit | | Shift/normalize | |
|------------|--------------------------------------|-----------|------------------------|-----------|-------------------------|-----|-------------------------|--------|
| first read | MD0 (lsb) MD1 MD2 MD3 (msb) | Quotient | MD0 (lsb) MD1 (msb) | ien | MD0 (lsb) MD1 MD2 | | MD0 (lsb) MD1 MD2 | Number |
| last read | MD4 (lsb) MD5 (msb) | Remainder | MD4 (lsb) MD5 (msb) | Remainder | MD3 (msb) | Pro | MD3 (msb) | Nur |

Table 124. MDU registers read sequence

The Read out sequence of the first MDx registers is not critical but the last read (from MD5 - division and MD3 - multiplication, shift or normalize) determines the end of a whole calculation (end of phase three).

18.2.4 d) Normalizing

All leading zeroes of 32-bit integer variable stored in the MD0 .. MD3 registers are removed by shift left operations. The whole operation is completed when the MSB (Most Significant Bit) of MD3 register contains a '1'. After normalizing, bits ARCON.4 (msb) .. ARCON.0 (lsb) contain the number of shift left operations that were done.

18.2.5 e) Shifting

In shift operation, 32-bit integer variable stored in the MD0 ... MD3 registers (the latter contains the most significant byte) is shifted left or right by a specified number of bits. The slr bit (ARCON.5) defines the shift direction and bits ARCON.4 ... ARCON.0 specify the shift count (which must not be 0). During shift operation, zeroes come into the left end of MD3 for shifting right or they come in the right end of the MD0 for shifting left.

18.2.6 f) The mdef flag

The mdef error flag (see <u>Table 121. on page 146</u>) indicates an improperly performed operation (when one of the arithmetic operations is restarted or interrupted by a new operation). The error flag mechanism is automatically enabled with the first write operation to MD0 and disabled with the final read instruction from MD3 (multiplication or shift/norm) or MD5 (division) in phase three.

The error flag is set when:

- If you write to MD0 .. MD5 and/or ARCON during phase two of MDU operation (restart or calculations interrupting).
- If any of the MDx registers are read during phase two of MDU operation when the error flag mechanism is enabled. In this case, the error flag is set but the calculation is not interrupted.

The error flag is reset only after read access to the ARCON register. The error flag is read only.

nRF24LU1 Product Specification



18.2.7 g) The mdov flag

The mdov overflow flag (see <u>Table 121. on page 146</u>) is set when one of the following conditions occurs:

- · division by zero.
- multiplication with a result greater than 0000 FFFFh.
- start of normalizing if the most significant bit of MD3 is set ("md3.7" = '1').

Any operation of the MDU that does not match the above conditions clears the overflow flag.

Note: The overflow flag is exclusively controlled by hardware, it cannot be written.



19 Watchdog and wakeup functions

In order to achieve the lowest possible average current consumption, the processor clock can be stopped under firmware control. Operation can be resumed (wakeup) on external events like toggling of GPIO pins or from the internal RTC wakeup timer, USB or, the RF-module, see <u>chapter 20 on page 154</u> for details.

In addition, a programmable watchdog timer can be enabled to reset the system if the software hangs.

19.1 Functional description

19.1.1 The Low Frequency Clock (CKLF)

CKLF runs at 32000 Hz (derived from the crystal oscillator) and is used for wakeup functions and the Watchdog.

19.1.2 Tick calibration

The TICK is an interval (in CKLF periods) that determines the resolution of the watchdog and the RTC wakeup timer. The tick is nominally 125 μ s (4 CKLF cycles) with a programmable range from 31.25 μ s to 8 ms. The TICK is as accurate as the 32 kHz source.

The TICK is controlled by the following SFR:

| Addr | Reset value | bit | R/W | Function |
|------|-------------|-----|-----|--|
| 0xB5 | 0x03 | 7:0 | RW | Divider that is used in generating TICK from CKLF frequency. |
| | | | | TTICK = (1 + TICK_DV) / fCKLF. |

Table 125. TICKDV register

19.1.3 RTC wakeup timer

The RTC is a simple 24 bit down counter that produces an optional interrupt and reloads automatically when the count reaches zero. This process is initially disabled, and is enabled with the first write to the lower 16 bit of the timer latch (WRTCLAT). Writing the lower 16 bits of the timer latch is always followed by a reload of the counter. Only write the upper 8 bit of the timer latch when the timer is disabled, see <u>Table</u> 127, on page 153.

The RTC counter may be disabled again by writing a disable opcode to the control register (WRTCDIS). Both the latch and the counter value may be read by giving the respective codes in the control register, see the description in <u>Table 126. on page 152</u> and <u>Table 127. on page 153</u>.

The RTC counter is used for a wakeup sometime in the future (a relative time wakeup call). If 'N' is written to the counter, the first wakeup happens between 'N+1' and 'N+2' "TICK" from the completion of the write. From then on a new wakeup is issued every "N+1" "TICK" until the unit is disabled or another value is written to the latch.

The wakeup timer is one of the sources that can generate a WU interrupt (see <u>Table 136. on page 159</u>) to the MCU. You may poll the flag or enable the interrupt. If the MCU is in a power down or standby state, the wakeup forces the device to exit power down or standby regardless of the state of the interrupt enable.

The MCU system does not provide any "absolute time functions". Absolute time functions can be handled in software since the RAM is continuously powered even when in sleep mode.



19.1.4 Programmable GPIO wakeup function

All pins in port 0 can be used as wakeup signals for the MCU system. The device can be programmed to react on rising, falling or, both edges of each pin individually. Additionally, each pin is equipped with a programmable filter that is used for glitch suppression.




Figure 65. Wakeup filter, each pin for GPIO wakeup function

The debounce logic acts as a low pass filter. The input has to be stable for the number of clock pulses that are given (in WGTIMER) to appear on the output. Edge triggers on positive, negative, or both edges. The edge delay is 2 clock cycles. Please see <u>Table 127</u>. on page 153 and <u>Table 128</u>. on page 153 for filter configuration.

19.1.5 Watchdog

The watchdog is activated on the first write to its control register REGXC. It cannot be disabled by any other means than a reset.

The watchdog register is loaded by writing a 16-bit value (number of TICKS) to the two 8-bit data registers (REGXH and REGXL) and then writing the correct opcode to the control register. The watchdog counts down towards 0 and when 0 is reached the complete MCU is reset.

To avoid the reset, the software must regularly load new values into the watchdog register.

19.1.6 Programming interface to watchdog and wakeup functions

Figure 66. on page 152 shows how the blocks that are always active are connected to the MCU.

RTC timer GPIO wakeup and Watchdog are controlled through three SFRs. The three registers, REGXH, REGXL and, REGXC, are used to interface the blocks running on the slow CKLF clock. The 16-bit register REGXH:REGXL can be written or read as two bytes from the MCU.

Typical sequences are:

Write:Write REGXH, Write REGXL, Write REGXC Read: Write REGXC, Read REGXH, Read REGXL






Figure 66. Block diagram of wakeup and watchdog functions

<u>Table 126. on page 152</u> describes the functions of the SFR registers that control those blocks, and <u>Table 127. on page 153</u> explains the contents of the individual control registers for watchdog and wakeup functions.

| Addr | Reset value | bit | R/W | Init | Name | Function |
|------|-------------|-----|-----|------|-------|---|
| 0xAB | 0x00 | 7:0 | RW | 0x00 | REGXH | Most significant byte of 16-bit data register |
| 0xAC | 0x00 | 7:0 | RW | 0x00 | REGXL | Least significant byte of 16-bit data register |
| 0xAD | 0x00 | | | 0x00 | REGXC | Control register for 16 bit data register |
| | | 7:5 | - | | | Not used |
| | | 4 | R | | | Status of last REGXC write access 0: finished, 1: not |
| | | 3 | RW | | | finished |
| | | 2:0 | RW | | | 0: read, 1: write; see R/W column in Table 127. on |
| | | | | | | page 153. |
| | | | | | | Indirect address, see the far left column in Table |
| | | | | | | 127. on page 153. |

Table 126. REGXH, REGXL and REGXC registers

| Indirect Address | Data register Bit | R/W ^a | Name | Function |
|---------------------|----------------------|------------------|---------------------------------|-------------------------------------|
| 000 | 15:0 | R | RWD | Watchdog register (count) |
| | 15:0 | W | WWD | Watchdog register (count) |
| 001 | 15:8 | R | RGTIMER MSB part of RTC counter | |
| | 7:0 | R | | MSB part of RTC latch |
| | 15:12 | - | WGTIMER | Not used |
| | 11:8 | W | | GTIMER latch |
| | 7:0 | W | | MSB part of RTC latch |
| 010 | 15:0 | R | RRTCLAT | Least significant part of RTC latch |
| | 15:0 | W | WRTCLAT | Least significant part of RTC latch |
| 011 | 15:0 | R | RRTC | RTC counter value |
| | - | W | WRTCDIS | Disable RTC (data not used) |



| Indirect Address | Data register Bit | R/W ^a | Name | Function |
|---------------------|----------------------|------------------|--------|---|
| | 15:9 | - | RWSTA0 | Not used |
| 100 | 8 | R | | RTC timer status |
| | 5:0 | R | | Wakeup status for pins P05-P00 |
| 100 | 15:14 | W | WWCON0 | Edge selection of P03 |
| | 13:12 | W | | Debounce filter for P03 |
| | 11:10 | W | | Edge selection of P02 |
| | 9:8 | W | | Debounce filter for P02 |
| | 7:6 | W | | Edge selection of P01 |
| | 5:4 | W | | Debounce filter for P01 |
| | 3:2 | W | | Edge selection of P00 |
| | 1:0 | W | | Debounce filter for P00, see Table 128. on page |
| | | | | <u>153</u> . |
| 101 | 15:9 | - | RWSTA1 | Not used |
| | 8 | R | | RTC timer status |
| | 7:0 | R | | Wakeup status for pins P05-P00 |
| | 15:8 | - | WWCON1 | Not used |
| | 7:6 | W | | Edge selection of P05 |
| | 5:4 | W | | Debounce filter for P05 |
| | 3:2 | W | | Edge selection of P04 |
| | 1:0 | W | | Debounce filter for P04, see Table 128. on page |
| | | | | <u>153</u> . |
| 110 | 15:0 | - | - | Reserved, do not use |
| 111 | 15:0 | - | - | Reserved, do not use |

a. REGXC bit-3 selects between R(ead) and W(rite) operation

Table 127. Indirect addresses and functions

| Debou | ınce filter selection | | Edge selection |
|-------|------------------------|------|---------------------------|
| Code | Number of clock pulses | Code | positive/negative trigger |
| 00 | 0 | 00 | Off |
| 01 | 2 | 01 | Positive |
| 10 | 8 | 10 | Negative |
| 11 | 64 | 11 | Both |

Table 128. GPIO wakeup filter configuration, WWCON



20 Power management

The nRF24LU1 Power Management function controls the power dissipation through the administration of modes of operation and by controlling clock frequencies.

20.1 Modes of operation

There are four main power consuming functions on the chip. These can be controlled on and off in different ways depending on the required functionality after the start-up/reset sequence is ended.

These functions are:

- MCU
 - states of operation: active and standby
 - ▶ active at the end of the reset sequence
 - ► Set to standby by software (write PWRDWN register = 0x01)
 - ▶ Set to active by wakeup sources:

Interrupt from USB

Interrupt from RF Transceiver

Interrupt from external pin

Interrupt from on-chip RTC

- RF Transceiver
 - ▶ states of operation: **power down**, **standby** and **active** (TX or RX)
 - pwrdwn at the end of the reset sequence
 - ▶ Set to standby, active or power down by software, see section 6.3.1 on page 27
- USB
 - states of operation: active and suspend
 - ▶ active at the end of the reset sequence
 - ▶ Set to suspend by software (write USBSLP register = 0x01)
 - ▶ Set to active by software or by wakeup from USB host (through the USB bus)
- PLL
 - ▶ states of operation: on and off
 - ▶ on at the end of the reset sequence
 - ► Set to on or off by hardware with one exception: if the USB is in suspend the PLL may be controlled by software (Enable PLL, bit 7 in the CLKCTL register)

<u>Table 129. on page 155</u> summarizes the available modes of operation after the reset sequence is ended:

- PROG is an external pin on the nRF24LU1.
- RF Transceiver, USB, MCU and PLL represent the functions defined above.



| PROG | RF Transceiver | USB | MCU | PLL | Comment |
|------|-------------------|---------|---------|----------|--------------------------------|
| 1 | - | - | - | - | Flash programming mode via SPI |
| 0 | standby | suspend | standby | OFF | |
| 0 | standby | suspend | active | software | |
| 0 | standby | active | standby | ON | |
| 0 | standby | active | active | ON | |
| 0 | active | suspend | standby | OFF | |
| 0 | active | suspend | active | software | |
| 0 | active | active | standby | ON | |
| 0 | active | active | active | ON | |

Table 129. nRF24LU1 modes of operation

In nRF24LU1 the 16 MHz oscillator is always running. An internal PLL can be enabled that multiplies the 16 MHz by three to get an internal 48 MHz clock. This clock is required for USB operation.

The internal 32.000 kHz clock (CKLF) is generated from the 16/48 MHz source.

To save power when the USB is suspended, the PLL can be turned off, and the clock frequency to the MCU can be reduced. This reduces power consumption, but also reduces performance.

To further reduce power, the MCU clock can be stopped using the PWRDWN register. In the PCON register stop and idle modes can be selected, but since their effect on power consumption is minor use PWRDWN.

The following various internal and external events can resume the MCU clock:

- Interrupt from RF Transceiver, rfirq
- Interrupt from USB

Revision 1.1

Interrupt from RTC timer or GPIO-pins (see <u>chapter 19 on page 150</u>)

The WUCONF register controls how these events are handled.



20.2 Functional description

20.2.1 Clock control – CLKCTL

| Addr | Reset value | Bit | R/W | Function |
|------|-------------|-----|-----|--|
| 0xA3 | 0x80 | 7 | RW | Enable PLL, 1: PLL on, 0: PLL off |
| | | 6:4 | RW | Set Cclk (MCU clock) frequency when PLL is ON 000: 16MHz 001: 12MHz 010: 8MHz 011: 4MHz 010: 1.6MHz 001: 1.6MHz 00 |
| | | 3:2 | - | Not used |
| | | 1:0 | RW | Set Cclk (MCU clock) frequency when PLL is OFF 00: 4 MHz 01: 1.6 MHz 10: 320 kHz 11: 64 kHz Other combinations: reserved. |

Table 130. CLKCTL register

20.2.2 Power down control – PWRDWN

| Addr | Reset value | Bit | R/W | Function |
|------|-------------|-----|-----|--|
| 0xA4 | 0x00 | 7:4 | - | Not used |
| | | 3 | R | Read CKLF clock (32 kHz clock, always running) |
| | | 2:0 | W | Set MCU to standby if different from 000 |

Note: Any pending interrupt must be cleared before setting MCU to standby.

Table 131.PWRDWN register

20.2.3 Reset result – RSTRES

The following three reset sources initiate the same reset/start-up sequence:

- · Reset from the on-chip reset generator.
- Reset from pin.
- Reset generated from the on-chip watchdog function.

The RSTRES register stores the reset cause:

| Addr | Reset value | Bit | R/W | Function |
|------|-------------|-----|-----|------------------------------------|
| 0xB1 | 0x00 | 7:1 | - | Not used |
| | | 0 | R | Reset cause, 1: Watchdog, 0: other |

Table 132. RSTRES register



20.2.4 Wakeup configuration register – WUCONF

| Addr | Reset value | Bit | R/W | Function |
|------|-------------|-----|-----|---|
| 0xA5 | 0x00 | 7:6 | RW | 00: Enable wakeup on RFIRQ, if IEN1.1=1 |
| | | | | 01: Reserved, not used |
| | | | | 10: Enable wakeup on RFIRQ, regardless of IEN1.1 |
| | | | | 11: Ignore RFIRQ |
| | | 5:4 | RW | 00: Enable wakeup on WU, if IEN1.5=1 ^a |
| | | | | 01: Reserved, not used |
| | | | | 10: Enable wakeup on WU, regardless of IEN1.5 |
| | | | | 11: Ignore WU |
| | | 3:2 | RW | 00: Enable wakeup on USBIRQ, if IEN1.4=1 |
| | | | | 01: Reserved, not used |
| | | | | 10: Enable wakeup on USBIRQ, regardless of IEN1.4 |
| | | | | 11: Ignore USBIRQ |
| | | 1:0 | RW | 00: Enable wakeup on USBWU, if IEN1.3=1 |
| | | | | 01: Reserved, not used |
| | | | | 10: Enable wakeup on USBWU, regardless of IEN1.3 |
| | | | | 11: Ignore USBWU |

a. WU is generated as described in sections 19.1.3 and 19.1.4

Table 133. WUCONF register

20.2.5 Power control register - PCON

The PCON register is used to control the Power Down Modes (IDLE, STOP), the Program Memory Write Mode and Serial Port 0 baud rate doubler.

| Address | Reset value | Bit | Name | Description | | | |
|---------|-------------|-----|------|---|--|--|--|
| 0x87 | 0x00 | 7 | smod | Serial Port 0 baud rate select, see <u>Table 87. on page 108</u> (baud rate | | | |
| | | | | doubler). | | | |
| | | 6 | gf3 | General purpose flag 3 | | | |
| | | 5 | gf2 | General purpose flag 2 | | | |
| | | 4 | pmw | Program memory write mode. Setting this bit enables the program | | | |
| | | | | memory write mode. | | | |
| | | 3 | gf1 | General purpose flag 1 | | | |
| | | 2 | gf0 | General purpose flag 0 | | | |
| | | 1 | stop | Stop mode control. Setting this bit activates the Stop Mode. Always | | | |
| | | | | read as 0. | | | |
| | | 0 | idle | Idle mode control. Setting this bit activates the Idle Mode. Always | | | |
| | | | | read as 0. | | | |

Table 134. PCON register



21 Interrupts

nRF24LU1 has an advanced interrupt controller with 15 sources, as shown in Figure 67.




Figure 67. nRF24LU1 interrupt structure

21.1 Features

When an enabled interrupt occurs, the MCU vectors to the address of the interrupt service routine (ISR) associated with that interrupt, as listed in <u>Table 135</u>. on <u>page 159</u>. The MCU executes the ISR to completion unless another interrupt of higher priority occurs.

| Source | Vector | Polarity | Description | |
|--------|--------|----------|-----------------------------------|--|
| P0.3 | 0x0003 | low/fall | External pin P0.3 | |
| tf0 | 0x000B | high | Timer 0 interrupt | |
| AESIRQ | 0x0013 | low/fall | AES ready interrupt | |
| tf1 | 0x001B | high | Timer 1 interrupt | |
| ri0 | 0x0023 | high | Serial channel receive interrupt | |
| ti0 | 0x0023 | high | Serial channel transmit interrupt | |
| tf2 | 0x002B | high | Timer 2 interrupt | |
| EXF2 | 0x002B | High | Timer 2 external event (pin P0.5) | |
| RFRDY | 0x0043 | high | RF SPI ready | |



| Source | Vector | Polarity | Description | |
|--------|--------|-----------|----------------------------------|--|
| RFIRQ | 0x004B | fall/rise | RF IRQ | |
| MSDONE | 0x0053 | fall/rise | Master SPI transaction completed | |
| SSDONE | 0x0053 | fall/rise | Slave SPI transaction completed | |
| USBWU | 0x005B | rise | USB wakeup interrupt | |
| USBIRQ | 0x0063 | rise | USB interrupt | |
| WU | 0x006B | rise | Internal Wakeup interrupt | |

Table 135. nRF24LU1 interrupt sources

21.2 Functional description

Various SFR registers are used to control and prioritize between different interrupts.

The IRCON, SCON, IPO, IP1, IENO, IEN1 and INTEXP are described in this section. In addition, a description of the TCON and T2CON registers is found in chapter 11 on page 100.

21.2.1 Interrupt enable 0 register – IEN0

The IENO register is responsible for global interrupt system enabling/disabling as well as Timer0, 1 and 2, Port 0 and Serial Port individual interrupts enabling/disabling.

| Address | Reset value | Bit | Description | | | |
|---------|-------------|-----|---|--|--|--|
| 0xA8 | 0x00 | 7 | 1: Enable interrupts. 0: all interrupts are disabled. | | | |
| | | 6 | Not used. | | | |
| | | 5 | 1: Enable Timer2 interrupt. | | | |
| | | 4 | 1: Enable Serial Port interrupt. | | | |
| | | 3 | 1: Enable Timer1 overflow interrupt | | | |
| | | 2 | 1: Enable pin P0.4 interrupt. | | | |
| | | 1 | 1: Enable Timer0 overflow interrupt. | | | |
| | | 0 | 1: Enable pin P0.3 interrupt. | | | |

Table 136. IEN0 register

21.2.2 Interrupt enable 1 register – IEN1

The IEN1 register is responsible for RF, SPI, USB and Timer 2 interrupts.

| Address | Reset value | Bit | Description |
|---------|-------------|-----|---|
| 0xB8 | 0x00 | 7 | 1: Enable Timer2 external reload interrupt |
| | | 6 | Not used |
| | | 5 | 1: Wakeup interrupt enable |
| | | 4 | 1: USB interrupt enable |
| | | 3 | 1: USB wakeup interrupt enable |
| | | 2 | 1: Master or Slave SPI ready interrupt enable |
| | | 1 | 1: RF interrupt enable |
| | | 0 | 1: RF SPI ready enable |

Table 137. IEN1 register



Master SPI and Slave SPI share the same interrupt line.

| Address | Reset value | Bit | Function | | |
|---------|-------------|-----|--------------------------------|--|--|
| 0xA6 | 0x01 | 7:2 | Not used | | |
| | | 1 | 1: Enable Master SPI interrupt | | |
| | | 0 | 1: Enable Slave SPI interrupt | | |

Table 138. INTEXP register.

21.2.3 Interrupt priority registers – IP0, IP1

The 14 interrupt sources are grouped into six priority groups. For each of the groups, one of four priority levels can be selected. It is achieved by setting appropriate values in IPO and IPI registers.

The contents of the Interrupt Priority Registers define the priority levels for each interrupt source according to the tables below.

| Address | Reset value | Bit | Description |
|---------|-------------|-----|---|
| 0xA9 | 0x00 | 7:6 | Not used. |
| | | | Interrupt priority. Each bit together with corresponding bit from IP1 register specifies the priority level of the respective interrupt priority group. |

Table 139. IP0 register

| Address | Reset value | Bit | |
|---------|-------------|-----|---|
| 0xB9 | 0x00 | 7:6 | Not used. |
| | | 5:0 | Interrupt priority. Each bit together with corresponding bit from IPO register specifies the priority level of the respective interrupt priority group. |

Table 140. IP1 register

| Group | Interrupt bits | | Priority groups | |
|-------|----------------|---------------------|----------------------|---------------|
| 0 | ip1.0, ip0.0 | P0.3 interrupt | RF interrupt | |
| 1 | ip1.1, ip0.1 | Timer 0 interrupt | RF SPI interrupt | |
| 2 | ip1.2, ip0.2 | P0.4 interrupt | Master SPI | Slave SPI |
| 3 | ip1.3, ip0.3 | Timer 1 interrupt | USB wakeup | |
| 4 | ip1.4, ip0.4 | Serial port receive | Serial port transmit | USB interrupt |
| 5 | ip1.5, ip0.5 | Timer 2 interrupt | Wakeup interrupt | |

Table 141. Priority groups

| ip1.x | ip0.x | Priority level |
|-------|-------|-------------------|
| 0 | 0 | Level 0 (lowest) |
| 0 | 1 | Level 1 |
| 1 | 0 | Level 2 |
| 1 | 1 | Level 3 (highest) |

Table 142. Priority levels (x is the number of priority group)



21.2.4 Interrupt request control registers – IRCON

The IRCON register contains Timer 2, SPI, RF, USB and wakeup interrupt request flags.

| Address | Reset value | Bit | Auto clear | Description |
|---------|-------------|-----|------------|------------------------------------|
| 0xC0 | 0x00 | 7 | - | Timer 2 external reload flag |
| | | 6 | - | Timer 2 overflow flag |
| | | 5 | Yes | Wakeup interrupt flag |
| | | 4 | Yes | USB interrupt flag |
| | | 3 | Yes | USB wakeup interrupt flag |
| | | 2 | Yes | Master or Slave SPI interrupt flag |
| | | 1 | Yes | RF interrupt flag |
| | | 0 | - | RF SPI interrupt flag |

Table 143. IRCON register



22 HW debugger support

The nRF24LU1 has the following on-chip hardware debug support for the JTAG debugger:

• System Navigator from First Silicon Solutions (<u>www.fs2.com</u>).

This debugger connects to the nRF24LU1 through four wires, and to a PC through USB. With this interface all internal operations (memory, registers, IO) are visible on the PC screen and can be controlled from the PC.

22.1 Features

- · Read/write all processor registers, SFR, program and data memory.
- Go/halt processor run control.
- Single step by assembly and C source instruction.
- Unlimited software breakpoints (for programs in RAM).
- Load binary, Intel Hex or OMF51 file formats.
- Two independent HW execution breakpoints (complex triggers). These can be paired for range setting.
- Complex triggers monitor address and data for code memory, data memory and SFRs.
- Driver software for Keil µVision debugger interface.
- Measure time in nanoseconds between triggers.
- Low-level access to JTAG functions for silicon verification.
- Real time trace, branch history stored in on-chip 128 deep branch trace history buffer. Effective trace-length larger since only effective branches are saved.
- · Single line assembler and disassembler.
- Trace window with full trace decode into instruction mnemonics.
- · Symbolic debug.
- Load symbols, including code, variables and variable types.
- · Support C and assembly source code.
- Source window can display C source and mixed mode.
- Source window provides execution control; go, halt; goto cursor; step over/into call.
- Source window can set or clear software and hardware breakpoints.
- Trigger window for setting complex triggers.

22.2 Functional description

The debug interface is enabled by writing (through the SPI) to address 0x24 in the infopage. Any byte value other than 0xFF enables debug. The Flash Status Register (FSR bit 7, table 20) shows the current status of the interface. In debug mode the four GPIO lines P0.0-P0.3 are configured for JTAG operation and cannot be used for other purposes.

The JTAG interface signals are mapped out on the GPIO lines and must be connected to the System Navigator cable. The mapping is:TDI=P0.2, TDO=P0.3, TCK=P0.0, TMS=P0.1.

Note: A pull-up on P0.0 is required for the MCU to run (in debug mode) without the system navigator cable plugged in.

A separate TRIG_OUT is available on the P0.4 pin. This output can be activated when certain address and data-combinations occur.



23 Peripheral information

This chapter describes peripheral circuitry and PCB layout requirements that are important for achieving optimum RF performance from the nRF24LU1.

23.1 Antenna output

The ANT1 and ANT2 output pins provide a balanced RF output to the antenna. The pins must have a DC path to VDD_PA, either through a RF choke or through the center point in a balanced dipole antenna. A load of 15 W+j88 W is recommended for maximum output power (0dBm). Lower load impedance (for instance 50 W) can be obtained by fitting a simple matching network between the load and ANT1 and ANT2. A recommended matching network for 50W load impedance is illustrated in Chapter 24 on page 165.

23.2 Crystal oscillator

A crystal being used with the nRF24LU1 must fulfil the specifications given in Table 9. on page 24.

You must use a crystal with a low load capacitance specification to achieve a crystal oscillator solution with low power consumption and fast start-up time. A lower C0 also gives lower current consumption and faster start-up time, but may increase the cost of the crystal. Typically C0=1.5pF at a crystal specified for C0max=7.0pF.

The crystal load capacitance, CL, is given by:

$$C_L = \frac{C_1 \cdot C_2 \cdot C_2}{C_1 \cdot C_2 \cdot C_2}$$
 , where C1' = C1 + CPCB1 +CI1 and C2' = C2 + CPCB2 + CI2

C1 and C2 are SMD capacitors as shown in the application schematics, see Chapter 24 on page 165. CPCB1 and CPCB2 are the layout parasitic on the circuit board. Cl1 and Cl2 are the capacitance seen into the XC1 and XC2 pins respectively; the value is typically 1pF for each of these pins.

23.3 PCB layout and decoupling guidelines

A well designed PCB is necessary to achieve good RF performance. A poor layout can lead to loss of performance or functionality. A fully qualified RF-layout for the nRF24LU1 and its surrounding components, including matching networks, can be downloaded from www.nordicsemi.no.

A PCB with a minimum of two layers including a ground plane is recommended for optimum performance. The nRF24LU1 DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics layout in Chapter 24 on page 165 for recommended decoupling capacitor values. The nRF24LU1 supply voltage should be filtered and routed separately from the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections and VDD bypass capacitors must be connected as close as possible to the nRF24LU1 IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.




nRF24LU1 Product Specification

Full swing digital data or control signals should not be routed close to the crystal or the power supply lines. The exposed die attach pad is a ground pad connected to the IC substrate die ground and is intentionally not used in our layouts. It is recommended to keep it unconnected.




24 Application example

24.1 Schematics



24.2 Layout


A double sided FR-4 board of 1.6 mm thickness is used. This PCB has a ground plane on the bottom layer. There are ground areas on the component side of the board to ensure sufficient grounding of critical components. A large number of via holes connect the top layer to ground areas to the bottom layer ground plane.




Top silk screen

No components in bottom layer







Top view

Bottom view

24.3 Bill Of Materials (BOM)


| Designator | Value | Footprint | Comment |
|------------|-------------|------------|------------------------|
| C1 | 15pF | 0402 | NP0 +/-2% |
| C2 | 15pF | 0402 | NP0 +/-2% |
| C3 | 2.2nF | 0402 | X7R +/-10% |
| C4 | 10pF | 0402 | NP0 +/-0.1pF |
| C5 | 1.0pF | 0402 | NP0 +/-0.1pF |
| C6 | 1.5pF | 0402 | NP0 +/-0.1pF |
| C7 | 10nF | 0402 | X7R +/-10% |
| C8 | 10nF | 0402 | X7R +/-10% |
| C9 | 33nF | 0402 | X7R +/-10% |
| C10 | 33nF | 0402 | X7R +/-10% |
| C11 | 100n | 0402 | X7R +/-10% |
| C12 | 10uF | 0805 | X5R +/-10% |
| C14 | Not mounted | 0402 | |
| C15 | Not mounted | 0402 | |
| L1 | 8.2nH | 0402 | Chip inductor +/-5% |
| L2 | 3.9nH | 0402 | Chip inductor +/-5% |
| L3 | 4.7nH | 0402 | Chip inductor +/-5% |
| R1 | 1M | 0402 | 5% |
| R2 | 22k | 0402 | 1% |
| R3 | 22R | 0402 | 5% |
| R4 | 22R | 0402 | 5% |
| R6 | 10k | 0402 | 5% |
| R7 | 10R | 0402 | 5% |
| R8 | 10k | 0402 | 5% |
| U1 | nRF24LU1 | QFN32L/5x5 | nRF24LU1 |
| X1 | 16MHz | BT-XTAL | 16MHz, CL=9pF +/-60ppm |

Table 144. Bill Of Materials



25 Mechanical specifications

nRF24LU1 is packaged in a QFN32 5 x 5 x 0.85 mm, 0.5 mm pitch.



| Package | Α | A1 | А3 | b | D, E | D2, E2 | е | K | Г | |
|---------|------|------|------|------|------|--------|-----|------|------|------|
| QFN32 | 0.80 | 0.00 | | 0.18 | | 3.20 | | 0.20 | 0.35 | Min. |
| | 0.85 | 0.02 | 0.20 | 0.23 | 5 | 3.30 | 0.5 | | 0.40 | Тур. |
| | 0.90 | 0.05 | | 0.30 | | 3.40 | | | 0.45 | Max |

Table 145. QFN32 dimensions in mm (Bold dimension denotes BSC)



26 Ordering information

26.1 Package marking

| I | n | R | F | | В | Χ |
|---|---|---|---|---|---|---|
| | 2 | 4 | Ш | כ | 1 | |
| | Υ | Υ | W | W | L | L |

26.1.1 Abbreviations

| Abbreviation | Definition |
|--------------|---|
| 24LU1 | Product number |
| В | Build Code, that is, unique code for production sites, package type and, test platform. |
| X | "X" grade, that is, Engineering Samples (optional). |
| YY | Two digit Year number |
| WW | Two digit week number |
| LL | Two letter wafer lot number code |

Table 146. Abbreviations

26.2 Product options

26.2.1 RF silicon

| Ordering code | package | Container | MOQ ^a |
|------------------------|-------------------|---------------|------------------|
| nRF24LU1-F16Q32-T | 5x5mm 32-pin QFN, | Tray | 490 |
| | lead free (green) | | |
| nRF24LU1-F16Q32-R7 | 5x5mm 32-pin QFN, | Tape-and-reel | 1500 |
| | lead free (green) | | |
| nRF24LU1-F16Q32-R | 5x5mm 32-pin QFN, | Tape-and-reel | 4000 |
| | lead free (green) | | |
| nRF24LU1-F16Q32-SAMPLE | 5x5mm 32-pin QFN, | Sample box | 5 |
| | lead free (green) | | |

a. Minimum Order Quantity

Table 147. nRF24LU1 RF silicon options

26.2.2 Development tools

| Type Number | Description | Version |
|-----------------|---|---------|
| nRF24LU1-DK | nRF24LU1 Development kit | 1.0 |
| nRF24LU1-SDK | nRF24LU1 Software development kit | 1.2 |
| nRF24LU1-DONGLE | nRF24LU1 Production ready USB dongle refer- | 1.0 |
| | ence design | |

Table 148. nRF24LU1 solution options



27 Glossary of terms

| Term | Description |
|--------|---------------------------------|
| ACC | Accumulator |
| ACK | Acknowledgement |
| ART | Auto Re-Transmit |
| BSC | Basic Spacing between Centers |
| Cclk | MCU Clock |
| CRC | Cyclic Redundancy Check |
| CSN | Chip Select NOT |
| DPS | Data Pointer Select register |
| ESB | Enhanced ShockBurst™ |
| FCR | Flash Command Register |
| FPCR | Flash Protect Config Register |
| FSR | Flash Status Register |
| GFSK | Gaussian Frequency Shift Keying |
| HAL | Hardware Abstraction Layer |
| HID | Human Interface Device |
| IRQ | Interrupt Request |
| ISM | Industrial-Scientific-Medical |
| LNA | Low Noise Amplifier |
| LSB | Least Significant Bit |
| LSByte | Least Significant Byte |
| MCU | Microcontroller |
| Mbps | Megabit per second |
| MISO | Master In Slave Out |
| MoQ | Minimum Order Quantity |
| MOSI | Master Out Slave In |
| MSB | Most Significant Bit |
| MSByte | Most Significant Byte |
| PCB | Printed Circuit Board |
| PER | Packet Error Rate |
| PID | Packet Identity Bits |
| PLD | Payload |
| PRX | Primary RX |
| PSW | Program Status Word Register |
| PTX | Primary TX |
| pwrdwn | Power Down |
| PWR_UP | Power Up |
| RAM | Random Access Memory |
| RDSR | Read Status Register |
| rfce | Radio transceiver chip enable |
| RX | Receive |
| RX_DR | Receive Data Ready |
| SP | Stack Pointer |
| SPI | Serial Peripheral Interface |
| TX | Transmit |
| TX_DS | Transmit Data Sent |
| USB | Universal Serial Bus |
| WO | Write Only |

Table 149. Glossary



Appendix A - (USB memory configurations)

The USB buffer memory has a total size of 512 bytes. Bulk/control buffer size can be 2, 4, 8, 16, 32 or, 64 bytes, while ISO buffers (if used) must be multiples of 16 bytes.

Some example configurations are given below.

Configuration 1

Endpoint 0-5 Bulk/control IN/OUT, each of size 32 bytes.

Endpoint 8 ISO IN/OUT, each of size 32 bytes (with double buffering).

Total buffer area: 448 bytes.

| Register | Value (hex) | Calculation | Comment |
|-----------|-------------|------------------------------|---------------------------|
| bout1addr | 0x10 | (ep0 size)/2 | Start addr. of bulk 1 OUT |
| bout2addr | 0x20 | bout1addr + (ep1 size)/2 | Start addr. of bulk 2 OUT |
| bout3addr | 0x30 | bout2addr + (ep2 out size)/2 | Start addr. of bulk 3 OUT |
| bout4addr | 0x40 | bout3addr + (ep3 size)/2 | Start addr. of bulk 4 OUT |
| bout5addr | 0x50 | bout4addr + (ep4 out size)/2 | Start addr. of bulk 5 OUT |
| binstaddr | 0x30 | (bulk out size)/4 | Start addr. of bulk 1 IN |
| bin1addr | 0x10 | (ep0 in size)/2 | Start addr. of bulk 1 IN |
| bin2addr | 0x20 | bin1addr + (ep1 in size)/2 | Start addr. of bulk 2 IN |
| bin3addr | 0x30 | bin2addr + (ep2 in size)/2 | Start addr. of bulk 3 IN |
| bin4addr | 0x40 | bin3addr + (ep3 in size)/2 | Start addr. of bulk 4 IN |
| bin5addr | 0x50 | bin4addr + (ep4 in size)/2 | Start addr. of bulk 5 IN |
| isostaddr | 0x18 | (bulk size)/16 | Start addr. of iso |
| out8addr | 0x00 | 0 | Start addr. of iso OUT |
| in8addr | 0x04 | (ep4 out size)/4 | Start addr. of iso IN |
| isosize | 0x02 | (iso size)/16 | |

Table 150. Configuration 1

Configuration 2

Endpoint 0-2 bulk/control IN/OUT, each of size 32 bytes

Endpoint 3-4 bulk IN/OUT, each of size 16 bytes

Endpoint 8 ISO IN/OUT, each of size 32 bytes (with double buffering).

Total buffer area: 320 bytes

| Register | value (hex) | Calculation | Comment |
|-----------|-------------|------------------------------|---------------------------|
| bout1addr | 0x10 | (ep0 out size)/2 | Start addr. of bulk 1 OUT |
| bout2addr | 0x20 | bout1addr + (ep1 out size)/2 | |
| bout3addr | 0x30 | | Start addr. of bulk 3 OUT |
| bout4addr | 0x38 | bout3addr + (ep3 out size)/2 | Start addr. of bulk 4 OUT |
| binstaddr | 0x20 | (bulk out size)/4 | Start addr. of bulk 1 IN |
| bin1addr | 0x10 | (ep0 in size)/2 | Start addr. of bulk 1 IN |
| bin2addr | 0x20 | bin1addr + (ep1 in size)/2 | Start addr. of bulk 2 IN |



| Register | value (hex) | Calculation | Comment |
|-----------|-------------|----------------------------|--------------------------|
| bin3addr | 0x30 | bin2addr + (ep2 in size)/2 | Start addr. of bulk 3 IN |
| bin4addr | 0x40 | bin3addr + (ep3 in size)/2 | Start addr. of bulk 4 IN |
| isostaddr | 0x10 | (bulk size)/16 | Start addr. of iso |
| out8addr | 0x00 | 0 | Start addr. of iso OUT |
| in8addr | 0x04 | (ep8 out size)/4 | Start addr. of iso IN |
| isosize | 0x02 | (iso size)/16 | |

Table 151. Configuration 2

Configuration 3

Endpoint 0-3 bulk IN/OUT, each of size 16 bytes

Endpoint 4-5 bulk IN/OUT, each of size 32 bytes

Endpoint 8 iso IN/OUT, each of size 32 bytes (with double buffering)

Total buffer area: 320 bytes.

| Register | Value (h) | Calculation | Comment |
|-----------|-----------|------------------------------|---------------------------|
| bout1addr | 0x08 | (ep0 out size)/2 | Start addr. of bulk 1 OUT |
| bout2addr | 0x10 | bout1addr + (ep1 out size)/2 | Start addr. of bulk 2 OUT |
| bout3addr | 0x18 | bout2addr + (ep2 out size)/2 | Start addr. of bulk 3 OUT |
| bout4addr | 0x20 | bout3addr + (ep3 out size)/2 | Start addr. of bulk 4 OUT |
| bout5addr | 0x30 | bout4addr + (ep4 out size)/2 | Start addr. of bulk 5 OUT |
| binstaddr | 0x20 | (bulk out size)/4 | Start addr. of bulk 1 IN |
| bin1addr | 0x08 | (ep0 in size)/2 | Start addr. of bulk 1 IN |
| bin2addr | 0x10 | bin1addr + (ep1 in size)/2 | Start addr. of bulk 2 IN |
| bin3addr | 0x18 | bin2addr + (ep2 in size)/2 | Start addr. of bulk 3 IN |
| bin4addr | 0x20 | bin3addr + (ep3 in size)/2 | Start addr. of bulk 4 IN |
| bin5addr | 0x30 | bin4addr + (ep4 in size)/2 | Start addr. of bulk 5 IN |
| isostaddr | 0x10 | (bulk size)/16 | Start addr. of iso |
| out8addr | 0x00 | 0 | Start addr. of iso OUT |
| in8addr | 0x04 | (ep8 out size)/4 | Start addr. of iso IN |
| isosize | 0x02 | (iso size)/16 | |

Table 152. Configuration 3



Configuration 4

Endpoint 0-1 bulk/control IN/OUT, each of size 32 bytes

Endpoint 8 ISO IN/OUT, each of size 32 bytes (with double buffering).

Total buffer area: 192 bytes.

| Register | Value (h) | Calculation | Comment |
|-----------|-----------|-------------------|---------------------------|
| bout1addr | 0x10 | (ep0 out size)/2 | Start addr. of bulk 1 OUT |
| binstaddr | 0x10 | (bulk out size)/4 | Start addr. of bulk 1 IN |
| bin1addr | 0x10 | (ep0 in size)/2 | Start addr. of bulk 1 IN |
| isostaddr | 0x08 | (bulk size)/16 | Start addr. of iso |
| out8addr | 0x00 | 0 | Start addr. of iso OUT |
| in8addr | 0x04 | (ep8 out size)/4 | Start addr. of iso IN |
| isosize | 0x02 | (iso size)/16 | |

Table 153. Configuration 4



Appendix B - Configuration for compatibility with nRF24XX

How to setup the radio module in nRF24LU1 to receive from an nRF2401/nRF2402/nRF24E1/nRF24E2:

- 1. Use the same CRC configuration as the nRF2401/nRF2402/nRF24E1/nRF24E2.
- 2. Set the PWR UP and PRIM RX bit to 1.
- 3. Disable auto acknowledgement on the addressed data pipe.
- 4. Use the same address width as the PTX device.
- 5. Use the same frequency channel as the PTX device.
- 6. Select data rate 1Mbps on both nRF24LU1 and nRF2401/nRF2402/nRF24E1/nRF24E2.
- 7. Set correct payload width on the addressed data pipe.
- 8. Set rfce high.

How to setup the radio module in nRF24LU1 to transmit to an nRF2401/nRF24E1:

- 1. Use the same CRC configuration as the nRF2401/nRF24E1.
- 2. Set the PRIM RX bit to 0.
- 3. Set the Auto Retransmit Count to 0 to disable the auto retransmit functionality.
- 4. Use the same address width as the nRF2401/nRF24E1.
- 5. Use the same frequency channel as the nRF2401/nRF24E1.
- 6. Select data rate 1Mbps on both nRF24LU1 and nRF2401/nRF24E1.
- 7. Set PWR UP high.
- 8. Clock in a payload that has the same length as the nRF2401/nRF24E1 is configured to receive.
- 9. Pulse rfce to transmit the packet.

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com