











TPS22920

SLVSAY8B - JUNE 2011 - REVISED NOVEMBER 2014

TPS22920 Ultra-Low On-Resistance, 4-A Integrated Load Switch with Controlled Turn-on

Features

- Input Voltage Range: 0.75-V to 3.6-V
- Integrated Load Switch
- Integrated Pass-FET $r_{DSON} = 2 \text{ m}\Omega$ (typ) at 3.6-V
- Ultra-Low ON-Resistance
 - $r_{ON} = 5.3 m\Omega$ at 3.6-V
 - $r_{ON} = 5.4 m\Omega$ at 2.5-V
 - $r_{ON} = 5.5 m\Omega$ at 1.8-V
 - $r_{ON} = 5.8 m\Omega$ at 1.2-V
 - $r_{ON} = 6.1 m\Omega$ at 1.05-V
 - $r_{ON} = 7.3 m\Omega$ at 0.75-V
- Ultra Small CSP-8 package 0.9 mm x 1.9 mm, 0.5 mm pitch
- 4-A Maximum Continuous Switch Current
- Shutdown Current 5.5-µA Max
- Low Threshold Control Input
- Controlled Slew-Rate to Avoid Inrush Current
- **Quick Output Discharge Transistor**
- ESD Performance Tested Per JESD 22
 - 4000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Notebook / Netbook Computer
- Tablet PC
- PDAs / Smartphones
- **GPS Navigation Devices**
- MP3 Players

3 Description

The TPS22920 is a small, ultra-low ron load switch with controlled turn on. The device contains a Nchannel MOSFET that can operate over an input voltage range of 0.75 V to 3.6 V and switch currents up to 4-A. An integrated charge pump biases the NMOS switch in order to achieve a minimum switch ON resistance (r_{ON}). The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals.

The TPS22920 has a 1250-Ω on-chip load resistor for quick output discharge when the switch is turned off which insures that the output is not left floating.

The TPS22920 has an internally controlled rise time in order to reduce inrush current. The TPS22920 features a rise time of 880 µS at 3.6-V.

The TPS22920 is available in an ultra-small, spacesaving 8-pin CSP package and is characterized for operation over the free-air temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS22920	DSBGA (8)	1.90 mm x 0.90 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application






Table of Contents

1	Features 1		9.1 Overview	11
2	Applications 1		9.2 Functional Block Diagram	11
3	Description 1		9.3 Feature Description	11
4	Revision History2		9.4 Device Functional Modes	<mark>11</mark>
5	Device Options3	10	Application and Implementation	12
6	Pin Configuration and Functions		10.1 Application Information	12
7	Specifications4		10.2 Typical Application	12
•	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	14
	7.2 Handling Ratings	12	Layout	14
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	14
	7.4 Thermal Information		12.2 Layout Example	14
	7.5 Electrical Characteristics	13	Device and Documentation Support	15
	7.6 Switching Characteristics: V _{IN} = 3.6 V		13.1 Trademarks	15
	7.7 Switching Characteristics: V _{IN} = 0.9 V		13.2 Electrostatic Discharge Caution	15
	7.8 Typical Characteristics		13.3 Glossary	15
8	Parametric Measurement Information 10	14	Mechanical, Packaging, and Orderable Information	15
9	Detailed Description 11			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2013) to Revision B Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Original (June 2011) to Revision A

Page

Updated swapped image issue.
6

Product Folder Links: TPS22920

Submit Documentation Feedback




5 Device Options

	r _{ON} (typ) at 3.6 V	RISE TIME (typ) at 3.6V	QUICK OUTPUT DISCHARGE ⁽¹⁾	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22920	5.3- mΩ	880 µS	Yes	4-A	Active High

⁽¹⁾ This feature discharges the output of the switch to ground through a 1250-Ω resistor, preventing the output from floating. See Output Pull-Down.

6 Pin Configuration and Functions



Pin Functions

TPS22920	PIN NAME	1/0	DESCRIPTION	
YZP		I/O	DESCRIPTION	
D1	GND	-	Ground	
D2	ON	1	Switch control input, active high. Do not leave floating	
A1, B1, C1	V _{OUT}	0	Switch output	
A2, B2, C2	V _{IN}	1	Switch input, bypass this input with a ceramic capacitor to ground	

Bump Assignments (YZP Package)

D	GND	ON
С	V _{OUT}	V _{IN}
В	V _{OUT}	V _{IN}
Α	V _{OUT}	V _{IN}
	1	2



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Input voltage range	-0.3	4	٧
V_{OUT}	Output voltage range		VIN + 0.3	V
V_{ON}	Input voltage range	-0.3	4	V
I _{MAX}	Maximum Continuous Switch Current		4	Α
I _{PLS}	Maximum Pulsed Switch Current, pulse <300 μS, 2% duty cycle		6	Α
T_A	Operating free-air temperature range	-40	85	ů
T_J	Maximum junction temperature		125	ô
T_LEAD	Maximum lead temperature (10-s soldering time)		300	ů

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range			150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	-4000	4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1000	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{IN}	Input voltage range		0.75	3.6	٧
V_{OUT}	Output voltage range			V_{IN}	٧
V	High-level input voltage, ON	$V_{IN} = 2.5 \text{ V to } 3.6 \text{ V}$	1.2	3.6	٧
V _{IH}		V _{IN} = 0.75 V to 2.49 V	0.9	3.6	٧
V	Low-level input voltage, ON	$V_{IN} = 2.5 \text{ V to } 3.6 \text{ V}$		0.6	٧
V_{IL}		V _{IN} = 0.75 V to 2.49 V		0.4	٧
C _{IN}	Input Capacitor		1 ⁽¹⁾		μF

⁽¹⁾ See *Input Capacitor* section in Application Information.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS22920	LINUT
	I HERMAL METRIC"		UNIT
θ_{JA}	Junction-to-ambient thermal resistance	130	
θ_{JCtop}	Junction-to-case (top) thermal resistance	54	
θ_{JB}	Junction-to-board thermal resistance	51	9000
ΨЈТ	Junction-to-top characterization parameter	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	50	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

Unless otherwise noted, $V_{IN} = 0.75 \text{ V}$ to 3.6 V

	PARAMETER	TEST C	ONDITIONS	T _A	MIN TYP(1)	MAX	UNIT
			V _{IN} = 3.6 V		68	160	
			V _{IN} = 2.5 V		40	70	μΑ
	Quiescent Current	$I_{OUT} = 0$, $V_{IN} = V_{ON}$	V _{IN} = 1.8 V	Full	25	350	
I _{IN}	Quiescent Current	$I_{OUT} = 0$, $V_{IN} = V_{ON}$	V _{IN} = 1.2 V	Full	103	200	μΑ
			V _{IN} = 1.05 V		78	110	
			V _{IN} = 0.75 V		37	70	μA
I _{IN(leak)}	Off Supply Current (After Pull Down)	V _{ON} = GND, V _{OUT} =	0	Full		5.5	μΑ
		V -36VI -	200 mA	25°C	5.3	8.8	mΩ
		$V_{IN} = 3.6 \text{ V}, I_{OUT} = -200 \text{ mA}$		Full		9.8	11122
		V _{IN} = 2.5 V, I _{OUT} = -200 mA		25°C	5.4	8.9	mΩ
				Full		9.9	11122
		V _{IN} = 1.8 V, I _{OUT} = -200 mA		25°C	5.5	9.1	mΩ
-	On-Resistance			Full		10.1	11122
r _{ON}	On-Resistance	V _{IN} = 1.2 V, I _{OUT} = -200 mA		25°C	5.8	9.4	mΩ
				Full		10.4	11122
		V _{IN} = 1.05 V, I _{OUT} =	200 m A	25°C	6.1	9.7	mΩ
		V _{IN} = 1.05 V, I _{OUT} =	-200 IIIA	Full		10.8	11122
		V = 0.75 V I =	200 mA	25°C	7.3	11.0	mΩ
		$V_{IN} = 0.75 \text{ V}, I_{OUT} = -200 \text{ mA}$		Full		12.4	11177
RPD	Output pull down resistance ⁽²⁾	$V_{IN} = 3.3 \text{ V}, V_{ON} = 0$), I _{OUT} = 3 mA	Full	1250	1500	Ω
I _{ON}	ON input leakage current	$V_{ON} = 0.9 \text{ V to } 3.6 \text{ V}$	or GND	Full		0.1	μΑ

⁽¹⁾ Typical values are at V_{IN} = 3.3 V and T_A = 25°C. (2) See *Output Pull-Down* .

7.6 Switching Characteristics: V_{IN} = 3.6 V

Unless otherwise noted $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t _{ON}	Turn-ON time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $V_{IN} = 3.6 V$		970		μs
t _{OFF}	Turn-OFF time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $V_{IN} = 3.6 V$		3		
t _r	VOUT Rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $V_{IN} = 3.6 V$		880		
t _f	VOUT Fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $V_{IN} = 3.6 V$		2		


7.7 Switching Characteristics: V_{IN} = 0.9 V

 $V_{IN} = 0.9 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t _{ON}	Turn-ON time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $V_{IN} = 0.9 V$		840		μs
t _{OFF}	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 \ V$		16		
t _r	VOUT Rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $V_{IN} = 0.9 V$		470		
t _f	VOUT Fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 \ V$		5		



7.8 Typical Characteristics




Submit Documentation Feedback

Copyright © 2011–2014, Texas Instruments Incorporated



Typical Characteristics (continued)




Copyright © 2011–2014, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2011–2014, Texas Instruments Incorporated



Typical Characteristics (continued)




Copyright © 2011–2014, Texas Instruments Incorporated

Submit Documentation Feedback



8 Parametric Measurement Information



 $t_{\mathsf{ON}}/t_{\mathsf{OFF}}$ WAVEFORMS

(A) Rise and fall times of the control signal is 100 ns.

Figure 24. Test Circuit and $\rm T_{ON}\!/T_{OFF}$ Waveforms




9 Detailed Description

9.1 Overview

The TPS22920 is a single channel, 4-A load switch in a small, space-saving CSP-8 package. This device implements a low resistance N-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

This device is also designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs.

9.3.2 Output Pull-Down

The output pulldown is active when the user is turning off the main pass FET. The pulldown discharges the output rail to approximately 10% of the rail, and then the output pulldown is automatically disconnected to optimize the shutdown current.

9.4 Device Functional Modes

ON	V _{IN} to V _{OUT}	V _{OUT} to GND ⁽¹⁾		
L	OFF	ON		
Н	ON	OFF		

Product Folder Links: TPS22920

(1) See Output Pull-Down.

Submit Documentation Feedback



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between V_{IN} and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop.

10.1.2 Output Capacitor

Due to the integral body diode in the NMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed VIN when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

10.2 Typical Application




Figure 25. Typical Application Circuit

10.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	3.3 V
C_L	4.7 μF
Maximum Acceptable Inrush Current	40 mA

10.2.2 Detailed Design Procedure

10.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the VIN condition of the device. Refer to the R_{ON} specification of the device in the Electrical Characteristics table of this datasheet. Once the R_{ON} of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- ΔV = Voltage drop from VIN to VOUT
- I_{LOAD} = Load current
- R_{ON} = On-resistance of the device for a specific V_{IN}



An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.2.2.2 Managing Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to V_{IN}. This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current =
$$C \times \frac{dv}{dt}$$

where

C = Output capacitance

$$\frac{dv}{dt} = \text{Output slew rate}$$
 (2)

The TPS22920 offers a very slow controlled rise time for minimizing inrush current. This device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. An output capacitance of 4.7 µF will be used since the amount of inrush increases with output capacitance:

$$40\text{mA} = 4.7\mu\text{F} \times \frac{\text{dv}}{\text{dt}} \tag{3}$$

$$\frac{dv}{dt} = 8.5V/ms \tag{4}$$

To ensure an inrush current of less than 40 mA, a device with a slew rate less than 8.5 V/ms must be used.

The TPS22920 has a typical rise time of 880 µs at 3.3 V. This results in a slew rate of 3.75 V/ms which meets the above design requirements.

10.2.3 Application Curves




Figure 26. TPS22920 Inrush Current with 4.7-uF Output Capacitor



11 Power Supply Recommendations

The device is designed to operate with a VIN range of 0.75 V to 3.6 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1 μ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 μ F may be sufficient

12 Layout

12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

12.2 Layout Example

VIA to Power Ground Plane




Figure 27. Layout Example



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

11-Aug-2014

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22920YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	6Z	Samples
TPS22920YZPRB	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	6Z S	Samples
TPS22920YZPT	ACTIVE	DSBGA	YZP	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	6Z	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

11-Aug-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2014

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22920YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1
TPS22920YZPRB	DSBGA	YZP	8	3000	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1
TPS22920YZPT	DSBGA	YZP	8	250	180.0	8.4	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 11-Aug-2014




*All dimensions are nominal

7 til alliforiolorio aro fiorilifiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22920YZPR	DSBGA	YZP	8	3000	182.0	182.0	17.0
TPS22920YZPRB	DSBGA	YZP	8	3000	182.0	182.0	17.0
TPS22920YZPT	DSBGA	YZP	8	250	182.0	182.0	17.0

YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

AMEYA360 Components Supply Platform

Authorized Distribution Brand:

























Website:

Welcome to visit www.ameya360.com

Contact Us:

> Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com