Octal D-type flip-flop; positive edge-trigger; 3-state

Rev. 1 — 11 March 2014

Product data sheet

1. General description

The 74AHC374-Q100; 74AHCT374-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC374-Q100; 74AHCT374-Q100 comprises eight D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock input (CP) and an output enable input (\overline{OE}) are common to all flip-flops.

The eight flip-flops will store the state of their individual D inputs that meet the set-up and hold times requirements for the LOW-to-HIGH CP transition.

When \overline{OE} is LOW the content of the eight flip-flops is available at the outputs. When \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V_{CC}
- Common 3-state output enable input
- Input levels:
 - For 74AHC374-Q100: CMOS level
 - ◆ For 74AHCT374-Q100: TTL level
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options




Octal D-type flip-flop; positive edge-trigger; 3-state


Ordering information 3.

Type number	Package			
	Temperature range	Name	Description	Version
74AHC374-Q100				
74AHC374D-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74AHC374PW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74AHCT374-Q100				
74AHCT374D-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74AHCT374PW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1

Functional diagram 4.




Octal D-type flip-flop; positive edge-trigger; 3-state



Octal D-type flip-flop; positive edge-trigger; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.	Pin description
----------	-----------------

able 2. Fin description							
Symbol	Pin	Description					
OE	1	3-state output enable input (active LOW)					
Q0	2	3-state flip-flop output					
D0	3	data input					
D1	4	data input					
Q1	5	3-state flip-flop output					
Q2	6	3-state flip-flop output					
D2	7	data input					
D3	8	data input					
Q3	9	3-state flip-flop output					
GND	10	ground (0 V)					
СР	11	clock input (LOW-to-HIGH, edge triggered)					
Q4	12	3-state flip-flop output					
D4	13	data input					
D5	14	data input					
Q5	15	3-state flip-flop output					
Q6	16	3-state flip-flop output					
D6	17	data input					
D7	18	data input					
Q7	19	3-state flip-flop output					
V _{CC}	20	supply voltage					

4 of 18

Octal D-type flip-flop; positive edge-trigger; 3-state

6. Functional description

Table 3.Function table

Operating mode	Control	Control		Internal	Output
	OE	СР	Dn	flip-flop	Q0 to Q7
Load and read register	L	\uparrow	I	L	L
	L	1	h	Н	Н
Load register and disable outputs	Н	1	I	L	Z
	Н	1	h	Н	Z

[1] H = HIGH voltage level;

h = HIGH voltage level one setup time prior to the LOW-to-HIGH CP transition;

L = LOW voltage level;

I = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition;

 \uparrow = LOW-to-HIGH CP transition;

Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	<u>[1]</u>	-20	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u>	-20	+20	mA
I _O	output current	$V_{O} = -0.5 \text{ V to} (V_{CC} + 0.5 \text{ V})$		-25	+25	mA
I _{CC}	supply current			-	+75	mA
I _{GND}	ground current			-75	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO20 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.

For TSSOP20 packages: above 60 °C the value of Ptot derates linearly at 5.5 mW/K.

Octal D-type flip-flop; positive edge-trigger; 3-state

8. Recommended operating conditions

Table 5.Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC3	74-Q100					1
V _{CC}	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	-	20	ns/V
74AHCT	374-Q100			I		
V _{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 4.5 V to 5.5 V	-	-	20	ns/V

9. Static characteristics

Table 6.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Мах	
74AHC3	74-Q100	1								
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
		V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -50 \ \mu A; V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -50 \ \mu\text{A}; \ V_{CC} = 3.0 \ \text{V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O} = -50 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 50 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_{O} = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V

Octal D-type flip-flop; positive edge-trigger; 3-state

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	to +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
lı	input leakage current	$V_{I} = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μA
I _{OZ}	OFF-state output current		-	-	±0.25	-	±2.5	-	±10.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	4.0	-	40	-	80	μA
Cı	input capacitance	$V_{I} = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF
74AHCT	374-Q100					•	<u> </u>	•	_	
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V		-	0.8	-	0.8	-	0.8	V
V _{OH} HIGH-level output voltage		$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_I = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		l _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
l _l	input leakage current	$V_I = 5.5 V \text{ or GND};$ $V_{CC} = 0 V \text{ to } 5.5 V$	-	-	0.1	-	1.0	-	2.0	μΑ
I _{OZ}	OFF-state output current		-	-	±0.25	-	±2.5	-	±10.0	μΑ
I _{CC}	supply current		-	-	4.0	-	40	-	80	μΑ
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V; other pins at V_{CC} or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance	$V_{I} = V_{CC} \text{ or } GND$	-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF

Octal D-type flip-flop; positive edge-trigger; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 9</u>.

Symbol Parameter		Conditions			25 °C		-40 °C t	o +85 °C	–40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	-
74AHC3	74-Q100										1
t _{pd}	propagation delay	CP to Qn; see <u>Figure 6</u> and <u>Figure 8</u>	[2]								
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$									-
		C _L = 15 pF		-	6.4	12.7	1.0	15.0	1.0	16.0	ns
		C _L = 50 pF		-	8.4	16.2	1.0	18.5	1.0	20.5	ns
		V_{CC} = 4.5 V to 5.5 V									
		C _L = 15 pF		-	4.4	8.1	1.0	9.5	1.0	10.0	ns
		C _L = 50 pF		-	5.7	10.1	1.0	11.5	1.0	12.5	ns
t _{en}	enable time	OE to Qn; see Figure 7	[3]								
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$									
		C _L = 15 pF		-	5.5	11.0	1.0	13.0	1.0	14.0	ns
		C _L = 50 pF		-	7.3	14.5	1.0	16.5	1.0	18.0	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$									
		C _L = 15 pF		-	3.9	7.6	1.0	9.0	1.0	9.5	ns
		C _L = 50 pF		-	5.2	9.6	1.0	11.0	1.0	12.0	ns
t _{dis}	disable time	OE to Qn; see Figure 7	[4]								
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$									
		C _L = 15 pF		-	5.6	10.5	1.0	12.5	1.0	13.0	ns
		C _L = 50 pF		-	9.4	14.0	1.0	16.0	1.0	17.5	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$									
		C _L = 15 pF		-	4.2	6.8	1.0	8.0	1.0	8.5	ns
		C _L = 50 pF		-	6.4	8.8	1.0	10.0	1.0	11.0	ns
f _{max}	maximum	see Figure 6									
	frequency	V _{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF		80	130	-	70	-	70	-	MHz
		C _L = 50 pF		55	85	-	50	-	50	-	MHz
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$									
		C _L = 15 pF		130	185	-	110	-	110	-	MHz
		C _L = 50 pF		85	120	-	75	-	75	-	MHz
t _W	pulse width	CP HIGH or LOW; see <u>Figure 6</u>									
		$V_{\rm CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	5.5	-	5.5	-	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	Dn to CP; see Figure 8									
		V _{CC} = 3.0 V to 3.6 V		4.5	-	-	4.0	-	4.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		3.0	-	-	3.0	-	3.0	-	ns

All information provided in this document is subject to legal disclaimers.

Octal D-type flip-flop; positive edge-trigger; 3-state

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	Min	Max	1
t _h	hold time	Dn to CP; see Figure 8								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	2.0	-	ns
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{\text{CC}}$ [5]		10	-	-	-	-	-	pF
74AHCT	374-Q100; V _C	_C = 4.5 V to 5.5 V								
P	propagation delay	CP to Qn; see <u>Figure 6</u> and <u>I2</u> Figure 8								
		C _L = 15 pF	-	4.3	9.4	1.0	10.5	1.0	12.0	ns
		C _L = 50 pF	-	5.6	10.4	1.0	11.5	1.0	13.0	ns
t _{en}	enable time	OE to Qn; see Figure 7	l							
		C _L = 15 pF	-	3.5	10.2	1.0	11.5	1.0	13.0	ns
		C _L = 50 pF	-	4.8	11.2	1.0	12.5	1.0	14.0	ns
t _{dis}	disable time	OE to Qn; see Figure 7 [4								
		C _L = 15 pF	-	3.6	10.2	1.0	11.0	1.0	13.0	ns
		C _L = 50 pF	-	5.7	11.2	1.0	12.0	1.0	14.0	ns
f _{max}	maximum	see Figure 6								
	frequency	C _L = 15 pF	90	140	-	80	-	80	-	MHz
		C _L = 50 pF	85	130	-	75	-	75	-	MHz
t _W	pulse width	CP HIGH or LOW; see <u>Figure 6</u>	6.5	-	-	6.5	-	6.5	-	ns
t _{su}	set-up time	Dn to CP; see Figure 8	2.5	-	-	2.5	-	2.5	-	ns
t _h	hold time	Dn to CP; see Figure 8	2.5	-	-	2.5	-	2.5	-	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_i = \text{GND to } V_{\text{CC}}$ [5]	! -	12	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] t_{en} is the same as t_{PZH} and t_{PZL} .
- [4] t_{dis} is the same as t_{PHZ} and t_{PLZ} .
- $[5] \quad C_{PD} \text{ is used to determine the dynamic power dissipation (P_D in <math>\mu$ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$
 - $f_i = input frequency in MHz;$

 $f_o =$ output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.


All information provided in this document is subject to legal disclaimers.

9 of 18

Octal D-type flip-flop; positive edge-trigger; 3-state

10.1 Waveforms





Octal D-type flip-flop; positive edge-trigger; 3-state




Table 8.Measurement points

Туре	Input	Output					
	V _M	V _M	V _X	V _Y			
74AHC374-Q100	$0.5 imes V_{CC}$	$0.5 imes V_{CC}$	V _{OL} + 0.3 V	V _{OH} – 0.3 V			
74AHCT374-Q100	1.5 V	$0.5 imes V_{CC}$	V _{OL} + 0.3 V	V _{OH} – 0.3 V			

Octal D-type flip-flop; positive edge-trigger; 3-state




Table 9. Test data

Туре	Input		Load	S1 position	
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74AHC374-Q100	V _{CC}	≤ 3.0 ns	15 pF, 50 pF	1 kΩ	open
74AHCT374-Q100	3.0 V	≤ 3.0 ns	15 pF, 50 pF	1 kΩ	open

Octal D-type flip-flop; positive edge-trigger; 3-state

11. Package outline




Fig 10. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

74AHC_AHCT374_Q100

Octal D-type flip-flop; positive edge-trigger; 3-state




Fig 11. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

74AHC_AHCT374_Q100

Octal D-type flip-flop; positive edge-trigger; 3-state

12. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CDM	Charged Device Model	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
LSTTL	Low-power Schottky Transistor-Transistor Logic	
MIL	Military	
MM	Machine Model	

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT374_Q100 v.1	20140311	Product data sheet	-	-

Octal D-type flip-flop; positive edge-trigger; 3-state

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Octal D-type flip-flop; positive edge-trigger; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Octal D-type flip-flop; positive edge-trigger; 3-state

16. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
10.1	Waveforms
11	Package outline 13
12	Abbreviations 15
13	Revision history 15
14	Legal information 16
14.1	Data sheet status 16
14.2	Definitions 16
14.3	Disclaimers 16
14.4	Trademarks 17
15	Contact information 17
16	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 11 March 2014 Document identifier: 74AHC_AHCT374_Q100

AMEYA360 Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

> Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

> Sales :

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

Customer Service :

Email service@ameya360.com

> Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com