



LM5106 100-V Half-Bridge Gate Driver With Programmable Dead-Time

1 Features

- Drives Both a High-Side and Low-Side N-Channel MOSFET
- 1.8-A Peak Output Sink Current
- 1.2-A Peak Output Source Current
- Bootstrap Supply Voltage Range up to 118-V DC
- Single TTL Compatible Input
- Programmable Turnon Delays (Dead-Time)
- Enable Input Pin
- Fast Turnoff Propagation Delays (32 ns Typical)
- Drives 1000 pF With 15-ns Rise and 10-ns Fall Time
- Supply Rail Undervoltage Lockout
- Low Power Consumption
- 10-Pin WSON Package (4 mm × 4 mm) and 10-Pin VSSOP Package

2 Applications

- Solid-State Motor Drives
- Half-Bridge and Full-Bridge Power Converters
- Two Switch Forward Power Converters

3 Description

The LM5106 is a high-voltage gate driver designed to drive both the high-side and low-side N-channel MOSFETs in a synchronous buck or half-bridge configuration. The floating high-side driver can work with rail voltages up to 100 V. The single control input is compatible with TTL signal levels and a single external resistor programs the switching transition dead-time through tightly matched turnon delay circuits. The robust level shift technology operates at high speed while consuming low power and provides clean output transitions. Undervoltage lockout (UVLO) disables the gate driver when either the low side or the bootstrapped high-side supply voltage is below the operating threshold. The LM5106 is offered in the 10-pin VSSOP or the thermally enhanced 10-pin WSON plastic package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM5106	VSSOP (10)	3.00 mm × 3.00 mm
	WSON (10)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Block Diagram




Table of Contents

1 Features	1	7.3 Feature Description	11
2 Applications	1	7.4 Device Functional Modes	11
3 Description	1	8 Application and Implementation	12
4 Revision History	2	8.1 Application Information	12
5 Pin Configuration and Functions	3	8.2 Typical Application	12
6 Specifications	4	9 Power Supply Recommendations	14
6.1 Absolute Maximum Ratings	4	9.1 Power Dissipation Considerations	14
6.2 ESD Ratings	4	10 Layout	15
6.3 Recommended Operating Conditions	4	10.1 Layout Guidelines	15
6.4 Thermal Information	5	10.2 Layout Example	16
6.5 Electrical Characteristics	5	11 Device and Documentation Support	17
6.6 Switching Characteristics	6	11.1 Trademarks	17
6.7 Typical Characteristics	8	11.2 Electrostatic Discharge Caution	17
7 Detailed Description	11	11.3 Glossary	17
7.1 Overview	11	12 Mechanical, Packaging, and Orderable Information	17
7.2 Functional Block Diagram	11		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2013) to Revision D Page


- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section **1**

Changes from Revision B (March 2013) to Revision C Page

- Changed layout of National Data Sheet to TI format **12**

5 Pin Configuration and Functions

**10-Pin
VSSOP (DGS), WSON (DPR)
Top View**



Pin Functions

PIN		DESCRIPTION	APPLICATION INFORMATION
NO.	NAME		
1	VDD	Positive gate drive supply	Decouple VDD to VSS using a low ESR/ESL capacitor, placed as close to the IC as possible.
2	HB	High-side gate driver bootstrap rail	Connect the positive terminal of bootstrap capacitor to the HB pin and connect negative terminal to HS. The Bootstrap capacitor should be placed as close to IC as possible.
3	HO	High-side gate driver output	Connect to the gate of high-side N-MOS device through a short, low inductance path.
4	HS	High-side MOSFET source connection	Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side N-MOS device.
5	NC	Not connected	
6	RDT	Dead-time programming pin	A resistor from RDT to VSS programs the turnon delay of both the high- and low-side MOSFETs. The resistor should be placed close to the IC to minimize noise coupling from adjacent PC board traces.
7	EN	Logic input for driver Disable/Enable	TTL compatible threshold with hysteresis. LO and HO are held in the low state when EN is low.
8	IN	Logic input for gate driver	TTL compatible threshold with hysteresis. The high-side MOSFET is turned on and the low-side MOSFET turned off when IN is high.
9	VSS	Ground return	All signals are referenced to this ground.
10	LO	Low-side gate driver output	Connect to the gate of the low-side N-MOS device with a short, low inductance path.
—	EP	Exposed Pad	The exposed pad has no electrical contact. Connect to system ground plane for reduced thermal resistance.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
V_{DD} to V_{SS}	–0.3	18	V
HB to HS	–0.3	18	V
IN and EN to V_{SS}	–0.3	$V_{DD} + 0.3$	V
LO to V_{SS}	–0.3	$V_{DD} + 0.3$	V
HO to V_{SS}	HS – 0.3	HB + 0.3	V
HS to V_{SS} ⁽³⁾		100	V
HB to V_{SS}		118	V
RDT to V_{SS}	–0.3	5	V
Junction Temperature		150	°C
Storage temperature range, T_{stg}	–55	150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. [Recommended Operating Conditions](#) are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the [Electrical Characteristics](#).
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than $V_{DD} - 15$ V. For example, if $V_{DD} = 10$ V, the negative transients at HS must not exceed –5 V.

6.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
V_{DD}	8	14	V
HS ⁽¹⁾	–1	100	V
HB	HS + 8	HS + 14	V
HS Slew Rate		< 50	V/ns
Junction Temperature	–40	125	°C

- (1) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than $V_{DD} - 15$ V. For example, if $V_{DD} = 10$ V, the negative transients at HS must not exceed –5 V.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM5102		UNIT
		DGS	DPR ⁽²⁾	
		10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	165.3	37.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	58.9	38.1	
R _{θJB}	Junction-to-board thermal resistance	54.4	14.9	
ψ _{JT}	Junction-to-top characterization parameter	6.2	0.4	
ψ _{JB}	Junction-to-board characterization parameter	83.6	15.2	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	4.4	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report ([SPRA953](#)).

(2) Four-layer board with Cu finished thickness 1.5 oz, 1 oz, 1 oz, 1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50-mm × 50-mm ground and power planes embedded in PCB. See Application Note *AN-1187 Leadless Leadframe Package (LLP)* ([SNOA401](#)).

6.5 Electrical Characteristics

MIN and MAX limits apply over the full operating junction temperature range. Unless otherwise specified, T_J = +25°C, V_{DD} = HB = 12 V, V_{SS} = HS = 0 V, EN = 5 V. No load on LO or HO. RDT = 100kΩ⁽¹⁾.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENTS						
I _{DD}	V _{DD} Quiescent Current	IN = EN = 0 V		0.34	0.6	mA
I _{DDO}	V _{DD} Operating Current	f = 500 kHz		2.1	3.5	mA
I _{HB}	Total HB Quiescent Current	IN = EN = 0 V		0.06	0.2	mA
I _{HBO}	Total HB Operating Current	f = 500 kHz		1.5	3	mA
I _{HBS}	HB to V _{SS} Current, Quiescent	HS = HB = 100 V		0.1	10	μA
I _{HBSO}	HB to V _{SS} Current, Operating	f = 500 kHz		0.5		mA
INPUT IN and EN						
V _{IL}	Low Level Input Voltage Threshold		0.8	1.8		V
V _{IH}	High Level Input Voltage Threshold			1.8	2.2	V
R _{pd}	Input Pulldown Resistance Pin IN and EN		100	200	500	kΩ
DEAD-TIME CONTROLS						
VRDT	Nominal Voltage at RDT		2.7	3	3.3	V
IRDT	RDT Pin Current Limit	RDT = 0 V	0.75	1.5	2.25	mA
UNDERVOLTAGE PROTECTION						
V _{DDR}	V _{DD} Rising Threshold		6.2	6.9	7.6	V
V _{DDH}	V _{DD} Threshold Hysteresis			0.5		V
V _{HBR}	HB Rising Threshold		5.9	6.6	7.3	V
V _{HBH}	HB Threshold Hysteresis			0.4		V
LO GATE DRIVER						
V _{OLL}	Low-Level Output Voltage	I _{LO} = 100 mA		0.21	0.4	V
V _{OHL}	High-Level Output Voltage	I _{LO} = –100 mA, V _{OHL} = V _{DD} – V _{LO}		0.5	0.85	V
I _{OHL}	Peak Pullup Current	LO = 0 V		1.2		A
I _{OLL}	Peak Pulldown Current	LO = 12 V		1.8		A
HO GATE DRIVER						
V _{OLH}	Low-Level Output Voltage	I _{HO} = 100 mA		0.21	0.4	V
V _{OHH}	High-Level Output Voltage	I _{HO} = –100 mA, V _{OHH} = HB – HO		0.5	0.85	V

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

Electrical Characteristics (continued)

MIN and MAX limits apply over the full operating junction temperature range. Unless otherwise specified, $T_J = +25^{\circ}\text{C}$, $V_{DD} = \text{HB} = 12\text{ V}$, $V_{SS} = \text{HS} = 0\text{ V}$, $\text{EN} = 5\text{ V}$. No load on LO or HO. $\text{RDT} = 100\text{ k}\Omega^{(1)}$.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{OHH}	Peak Pullup Current	$\text{HO} = 0\text{ V}$		1.2		A
I_{OLH}	Peak Pulldown Current	$\text{HO} = 12\text{ V}$		1.8		A
THERMAL RESISTANCE						
θ_{JA}	Junction to Ambient	See ⁽²⁾⁽³⁾		40		$^{\circ}\text{C/W}$

(2) Four-layer board with Cu finished thickness 1.5/1.0/1.0/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50-mm x 50-mm ground and power planes embedded in PCB. See *AN-1187 Leadless Leadframe Package (LLP)*, [SNOA401](#).

(3) The θ_{JA} is not a constant for the package and depends on the printed circuit board design and the operating conditions.

6.6 Switching Characteristics

MIN and MAX limits apply over the full operating junction temperature range. Unless otherwise specified, $T_J = +25^{\circ}\text{C}$, $V_{DD} = \text{HB} = 12\text{ V}$, $V_{SS} = \text{HS} = 0\text{ V}$, No Load on LO or HO ⁽¹⁾.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{LPHL}	Lower Turn-Off Propagation Delay			32	56	ns
t_{HPLH}	Upper Turn-Off Propagation Delay			32	56	
t_{LPLH}	Lower Turn-On Propagation Delay	$\text{RDT} = 100\text{ k}$	400	520	640	
t_{HPLH}	Upper Turn-On Propagation Delay	$\text{RDT} = 100\text{ k}$	450	570	690	
t_{LPLH}	Lower Turn-On Propagation Delay	$\text{RDT} = 10\text{ k}$	85	115	160	
t_{HPLH}	Upper Turn-On Propagation Delay	$\text{RDT} = 10\text{ k}$	85	115	160	
$t_{\text{en}}, t_{\text{sd}}$	Enable and Shutdown propagation delay			36		
DT1, DT2	Dead-time LO OFF to HO ON & HO OFF to LO ON	$\text{RDT} = 100\text{ k}$		510		
		$\text{RDT} = 10\text{ k}$		86		
MDT	Dead-time matching	$\text{RDT} = 100\text{ k}$		50		
t_{R}	Either Output Rise Time	$C_L = 1000\text{ pF}$		15		
t_{F}	Either Output Fall Time	$C_L = 1000\text{ pF}$		10		

(1) Min and Max limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).




Figure 1. LM5106 Input - Output Waveforms




Figure 2. LM5106 Switching Time Definitions: t_{LPLH} , t_{LPHL} , t_{HPLH} , t_{HPHL}










Figure 3. LM5106 Dead-time: DT

6.7 Typical Characteristics


Figure 4. V_{DD} Operating Current vs Frequency

Figure 5. Operating Current vs Temperature

Figure 6. Quiescent Current vs Supply Voltage

Figure 7. Quiescent Current vs Temperature

Figure 8. HB Operating Current vs Frequency

Figure 9. HO and LO Peak Output Current vs Output Voltage

Typical Characteristics (continued)




Figure 10. Undervoltage Rising Threshold vs Temperature




Figure 11. Undervoltage Hysteresis vs Temperature




Figure 12. LO and HO - Low-Level Output Voltage vs Temperature




Figure 13. LO and HO - High-Level Output Voltage vs Temperature




Figure 14. Input Threshold vs Temperature




Figure 15. Dead-Time vs Temperature (RT = 10k)

Typical Characteristics (continued)




Figure 16. Dead-Time vs Temperature (RT = 100k)


7 Detailed Description

7.1 Overview

The LM5106 is a single PWM input gate driver with Enable that offers a programmable dead-time. The dead-time is set with a resistor at the RDT pin and can be adjusted from 100 ns to 600 ns. The wide dead-time programming range provides the flexibility to optimize drive signal timing for a wide range of MOSFETs and applications.

The RDT pin is biased at 3 V and current limited to 1 mA maximum programming current. The time delay generator will accommodate resistor values from 5k to 100k with a dead-time time that is proportional to the RDT resistance. Grounding the RDT pin programs the LM5106 to drive both outputs with minimum dead-time.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Start-up and UVLO

Both top and bottom drivers include undervoltage lockout (UVLO) protection circuitry which monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage ($HB - HS$) independently. The UVLO circuit inhibits each driver until sufficient supply voltage is available to turn on the external MOSFETs, and the UVLO hysteresis prevents chattering during supply voltage transitions. When the supply voltage is applied to the V_{DD} pin of the LM5106, the top and bottom gates are held low until V_{DD} exceeds the UVLO threshold, typically about 6.9 V. Any UVLO condition on the bootstrap capacitor will disable only the high-side output (HO).

7.4 Device Functional Modes

EN	IN Pin	LO Pin	HO Pin
L	Any	L	L
H	H	L	H
H	L	H	L

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM5106 is one of the latest generation of high-voltage gate drivers which are designed to drive both the high-side and low-side N-channel MOSFETs in a half-bridge/full bridge configuration or in a synchronous buck circuit. The floating high-side driver can operate with supply voltages up to 110 V. This allows for N-channel MOSFET control in half-bridge, full-bridge, push-pull, two switch forward and active clamp topologies.

The outputs of the LM5106 are controlled from a single input. The rising edge of each output can be delayed with a programming resistor.

Table 1. Highlights

FEATURE	BENEFIT
Programmable Turnon Delay	Allows optimization of gate drive timings in bridge topologies
Enable Pin	Reduces operating current when disabled to improved power system standby power
Low Power Consumption	Improves light load efficiency figures of the power stage.

8.2 Typical Application




Figure 17. LM5106 Driving MOSFETs Connected in Half-Bridge Configuration

Typical Application (continued)

8.2.1 Design Requirements

PARAMETERS	VALUES
Gate Drive IC	LM5102
Mosfet	CSD18531Q5A
V _{DD}	10 V
Q _{gmax}	43 nC
F _{sw}	100 kHz
D _{Max}	95%
I _{HBO}	10 μA
V _{DH}	1.1 V
V _{HBR}	7.3 V
V _{HBH}	0.4 V

8.2.2 Detailed Design Procedure

8.2.2.1 Detailed Design Procedure

$$\Delta V_{HB} = V_{DD} - V_{DH} - V_{HBL}$$

where

- V_{DD} = Supply voltage of the gate drive IC
- V_{DH} = Bootstrap diode forward voltage drop
- V_{gsmin} = Minimum gate source threshold voltage

$$C_{BOOT} = \frac{Q_{TOTAL}}{\Delta V_{HB}} \quad (1)$$

$$Q_{TOTAL} = Q_{gmax} + I_{HBO} \times \frac{D_{Max}}{F_{SW}} \quad (2)$$

The quiescent current of the bootstrap circuit is 10 μA which is negligible compared to the Qgs of the MOSFET.

$$Q_{TOTAL} = 43nC + 10\mu A \times \frac{0.95}{100kHz} \quad (3)$$

$$Q_{TOTAL} = 43.01 \text{ nC} \quad (4)$$

In practice the value for the C_{BOOT} capacitor should be greater than that calculated to allow for situations where the power stage may skip pulse due to load transients. In this circumstance the boot capacitor must maintain the HB pin voltage above the UVLO voltage for the HB circuit.

As a general rule the local V_{DD} bypass capacitor should be 10 times greater than the value of C_{BOOT}.

$$V_{HBL} = V_{HBR} - V_{HBH} \quad (5)$$

$$V_{HBL} = 6.9 \text{ V} \quad (6)$$

$$\Delta V_{HB} = 10 \text{ V} - 1.1 \text{ V} - 6.9 \text{ V} \quad (7)$$

$$\Delta V_{HB} = 2.0 \text{ V} \quad (8)$$

$$C_{BOOT} = 43.01nC / 2 \text{ V} \quad (9)$$

$$C_{BOOT} = 21.5 \text{ nF} \quad (10)$$

$$C_{BOOT} = 21.5 \text{ nF} \quad (11)$$

The bootstrap and bias capacitors should be ceramic types with X7R dielectric. The voltage rating should be twice that of the maximum VDD to allow for loss of capacitance once the devices have a DC bias voltage across them and to ensure long-term reliability of the devices.

The resistor values, R_T, for setting turnon delay can be found in [Figure 19](#).

8.2.3 Application Curves




Figure 18. LM5106 Enable: t_{sd}




Figure 19. Dead-Time vs RT Resistor Value

9 Power Supply Recommendations

9.1 Power Dissipation Considerations

The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are related to the switching frequency (f), output load capacitance on LO and HO (C_L), and supply voltage (V_{DD}) and can be roughly calculated as:

$$P_{DGATES} = 2 \cdot f \cdot C_L \cdot V_{DD}^2 \quad (12)$$

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. [Figure 20](#) shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the [Equation 12](#). This plot can be used to approximate the power losses due to the gate drivers.

Power Dissipation Considerations (continued)




Figure 20. Gate Driver Power Dissipation (LO + HO)
V_{CC} = 12 V

10 Layout

10.1 Layout Guidelines

The optimum performance of high- and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

1. Low ESR / ESL capacitors must be connected close to the IC between VDD and VSS pins and between HB and HS pins to support high peak currents being drawn from VDD and HB during the turnon of the external MOSFETs.
2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the MOSFET drain and ground (VSS).
3. To avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
4. Grounding considerations:
 - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver should be placed as close as possible to the MOSFETs.
 - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
5. The resistor on the RDT pin must be placed very close to the IC and separated from the high current paths to avoid noise coupling to the time delay generator which could disrupt timer operation.

10.1.1 HS Transient Voltages Below Ground

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

1. HS must always be at a lower potential than HO. Pulling HO more than –0.3 V below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed

Layout Guidelines (continued)

externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.

2. HB to HS operating voltage should be 15 V or less. Hence, if the HS pin transient voltage is -5 V , VDD should be ideally limited to 10V to keep HB to HS below 15 V.
3. Low ESR bypass capacitors from HB to HS and from VCC to VSS are essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any inductances in series with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.

10.2 Layout Example




Figure 21. LM5106 Component Placement

11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5106MM	NRND	VSSOP	DGS	10	1000	TBD	Call TI	Call TI	-40 to 125	5106	
LM5106MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	5106	Samples
LM5106MMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	5106	Samples
LM5106SD/NOPB	ACTIVE	WSO	DPR	10	1000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	L5106SD	Samples
LM5106SDX/NOPB	ACTIVE	WSO	DPR	10	4500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	L5106SD	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5106MM	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5106MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5106MMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM5106SD/NOPB	WSOP	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5106SD/NOPB	WSOP	DPR	10	1000	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1
LM5106SDX/NOPB	WSOP	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5106SDX/NOPB	WSOP	DPR	10	4500	330.0	12.4	4.3	4.3	1.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5106MM	VSSOP	DGS	10	1000	210.0	185.0	35.0
LM5106MM/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
LM5106MMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0
LM5106SD/NOPB	WSON	DPR	10	1000	210.0	185.0	35.0
LM5106SD/NOPB	WSON	DPR	10	1000	203.0	203.0	35.0
LM5106SDX/NOPB	WSON	DPR	10	4500	367.0	367.0	35.0
LM5106SDX/NOPB	WSON	DPR	10	4500	346.0	346.0	35.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



4073272/C 02/04

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - Falls within JEDEC MO-187 variation BA.

THERMAL PAD MECHANICAL DATA

DPR (S-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4211551/C 12/13

NOTES: All linear dimensions are in millimeters


DPR (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

DPR0010A



DIMENSIONS ARE IN MILLIMETERS

SDC10A (Rev A)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com

AMEYA360

Components Supply Platform

Authorized Distribution Brand :



Website :

Welcome to visit www.ameya360.com

Contact Us :

➤ Address :

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd
Minhang District, Shanghai , China

➤ Sales :

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

➤ Customer Service :

Email service@ameya360.com

➤ Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com