<span id="page-0-0"></span>

# 1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer

# ADCLK854

#### **FEATURES**

**2 selectable differential inputs Selectable LVDS/CMOS outputs Up to 12 LVDS (1.2 GHz) or 24 CMOS (250 MHz) outputs <12 mW per channel (100 MHz operation) 54 fs rms integrated jitter (12 kHz to 20 MHz) 100 fs rms additive broadband jitter 2.0 ns propagation delay (LVDS) 135 ps output rise/fall (LVDS) 70 ps output-to-output skew (LVDS) Sleep mode Pin programmable control 1.8 V power supply** 

#### **APPLICATIONS**

**Low jitter clock distribution Clock and data signal restoration Level translation Wireless communications Wired communications Medical and industrial imaging ATE and high performance instrumentation** 

#### **GENERAL DESCRIPTION**

The ADCLK854 is a 1.2 GHz/250 MHz LVDS/CMOS fanout buffer optimized for low jitter and low power operation. Possible configurations range from 12 LVDS to 24 CMOS outputs, including combinations of LVDS and CMOS outputs. Three control lines are used to determine whether fixed blocks of outputs (three banks of four) are LVDS or CMOS outputs.

The ADCLK854 offers two selectable inputs and a sleep mode feature. The IN\_SEL pin state determines which input is fanned out to all the outputs. The SLEEP pin enables a sleep mode to power down the device.

The inputs accept various types of single-ended and differential logic levels including LVPECL, LVDS, HSTL, CML, and CMOS. Table 8 provides interface options for each type of connection.

This device is available in a 48-pin LFCSP package. It is specified for operation over the standard industrial temperature range of −40°C to +85°C.

#### **FUNCTIONAL BLOCK DIAGRAM**



**Rev. 0** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2009 Analog Devices, Inc. All rights reserved.** 

### **TABLE OF CONTENTS**





#### **REVISION HISTORY**

4/09-Revision 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS**

Typical (Typ) values are given for  $V_s = 1.8$  V and  $T_A = 25$ °C, unless otherwise noted. Minimum (Min) and maximum (Max) values are given over the full  $V_s = 1.8$  V  $\pm$  5% and T<sub>A</sub> = −40°C to +85°C variation, unless otherwise noted. Input slew rate > 1 V/ns, unless otherwise noted.

#### **Table 1. Clock Inputs and Outputs**



#### <span id="page-3-0"></span>**TIMING CHARACTERISTICS**

### **Table 2. Timing Characteristics**



<sup>1</sup> This is the difference between any two similar delay paths while operating at the same voltage and temperature.<br><sup>2</sup> Calculated from the SNR of the ADC method.

<sup>3</sup> Measured at the rising edge of the clock signal.

#### <span id="page-4-0"></span>**CLOCK CHARACTERISTICS**

#### **Table 3. Clock Output Phase Noise**



#### **LOGIC AND POWER CHARACTERISTICS**

**Table 4. Control Pin Characteristics** 



' These pins each have a 200 kΩ internal pull-down resistor.<br><sup>2</sup> Change in t<sub>PD</sub> per change in V<sub>S</sub>.

### <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

**Table 5.** 



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DETERMINING JUNCTION TEMPERATURE**

To determine the junction temperature on the application printed circuit board (PCB), use the following equation:

 $T_J = T_{CASE} + (\Psi_{JT} \times P_D)$ 

where:

 $T_J$  is the junction temperature ( $\rm ^oC$ ).

*TCASE* is the case temperature (°C) measured by the user at the top center of the package.

Ψ*JT* is from Table 6.

*P<sub>D</sub>* is the power dissipation.

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first-order approximation of  $T_J$  by the equation

 $T_J = T_A + (\theta_{JA} \times P_D)$ 

where  $T_A$  is the ambient temperature ( $\textdegree$ C).

Values of  $\theta_{JB}$  are provided in Table 6 for package comparison and PCB design considerations.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### **THERMAL PERFORMANCE**

**Table 6.** 



1 Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine if they are similar to those assumed in these calculations.

### <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 7. Pin Function Descriptions**





### <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_s = +1.8$  V,  $T_A = 25$ °C, unless otherwise noted.









Figure 5. LVDS Output Duty Cycle vs. Frequency Figure 8. LVDS Differential Output Swing vs. Power Supply Voltage

<span id="page-9-0"></span>

07218-012

07218-012

07218-113

07218-113

07218-014

07218-014

**50**

07218-019

07218-019



Figure 16. CMOS Output Swing vs. Frequency by Temperature (10 pF Load) Figure 19. CMOS Output Swing vs. Frequency by Resistive Load



Figure 17. CMOS Output Swing vs. Frequency by Capacitive Load



**0 2 50 100 150 200**

**FREQUENCY (MHz)**

 $1.4 \frac{L}{0}$ 

### <span id="page-11-1"></span><span id="page-11-0"></span>FUNCTIONAL DESCRIPTION

The ADCLK854 accepts a clock input from one of two inputs and distributes the selected clock to all output channels. The outputs are grouped into three banks of four and can be set to either LVDS or CMOS levels. This allows the selection of multiple logic configurations ranging from 12 LVDS to 24 CMOS outputs, along with other combinations using both types of logic.

### **CLOCK INPUTS**

The ADCLK854 differential inputs are internally self-biased. The clock inputs have a resistor divider that sets the commonmode level for the inputs. The complementary inputs are biased about 30 mV lower than the true input to avoid oscillations if the input signal stops. See Figure 20 for the equivalent input circuit.

The inputs can be ac-coupled or dc-coupled. Table 8 displays a guide for input logic compatibility. A single-ended input can be accommodated by ac or dc coupling to one side of the differential input; bypass the other input to ground with a capacitor.

Note that jitter performance degrades with low input slew rate, as shown in [Figure 11.](#page-9-0) Se[e Figure 27 t](#page-14-1)hroug[h Figure 32](#page-14-1) for different termination schemes.



#### **AC-COUPLED INPUT APPLICATIONS**

The ADCLK854 offers two options for ac coupling. The first option requires no external components (excluding the dc blocking capacitor), it allows the user to simply couple the reference signal onto the clock input pins. For more information, se[e Figure 29.](#page-14-1) 

#### **Table 8. Input Logic Compatibility**

The second option allows the use of the  $V_{REF}$  pin to set the dc bias level for the ADCLK854. The VREF pin can be connected to CLKx and CLKx through resistors. This method allows lower impedance termination of signals at the ADCLK854 (for more information, see [Figure 32\).](#page-14-1) The internal bias resistors remain in parallel with the external biasing. However, the relatively high impedance of the internal resistors allows the external termination to V<sub>REF</sub> to dominate. This method is also useful when offsetting the inputs; using only the internal biasing, as previously mentioned, is not desirable.

#### **CLOCK OUTPUTS**

Each driver consists of a differential LVDS output or two singleended CMOS outputs (always in phase). When the LVDS driver is enabled, the corresponding CMOS driver is in tristate; when the CMOS driver is enabled, the corresponding LVDS driver is powered down and tristated. Figure 21 and Figure 22 display the equivalent output stage.



Figure 21. LVDS Output Simplified Equivalent Circuit



Figure 22. CMOS Output Equivalent Circuit

07218-022

cou



#### <span id="page-12-0"></span>**CONTROL AND FUNCTION PINS**

#### **CTRL\_A—Logic Select**

This pin selects either CMOS (high) or LVDS (low) logic for Output 3, Output 2, Output 1, and Output 0. This pin has an internal 200 kΩ pull-down resistor.

#### **CTRL\_B—Logic Select**

This pin selects either CMOS (high) or LVDS (low) logic for Output 7, Output 6, Output 5, and Output 4. This pin has an internal 200 kΩ pull-down resistor.

#### **CTRL\_C—Logic Select**

This pin selects either CMOS (high) or LVDS (low) logic for Output 11, Output 10, Output 9, and Output 8. This pin has an internal 200 kΩ pull-down resistor.

#### **IN\_SEL—Clock Input Select**

A logic low selects CLK0 and CLK0 whereas a logic high selects CLK1 and CLK1. This pin has an internal 200 kΩ pull-down resistor.

#### **Sleep Mode**

Sleep mode powers down the chip except for the internal band gap. The input is active high, which puts the outputs into a high-Z state. This pin has a 200 kΩ pull-down resistor.

#### **POWER SUPPLY**

The ADCLK854 requires a 1.8 V  $\pm$  5% power supply for V<sub>s</sub>. Best practice recommends bypassing the power supply on the PCB

with adequate capacitance ( $>10 \mu$ F), and bypassing all power pins with adequate capacitance  $(0.1 \mu F)$  as close to the part as possible. The layout of the ADCLK854 evaluation board (ADCLK854/PCBZ) provides a good layout example.

#### **Exposed Metal Paddle**

The exposed metal paddle on the ADCLK854 package is an electrical connection as well as a thermal enhancement. For the device to function properly, the paddle must be properly attached to ground (GND). The ADCLK854 dissipates heat through its exposed paddle. The PCB acts as a heat sink for the ADCLK854. The PCB attachment must provide a good thermal path to a larger heat dissipation area, such as the ground plane on the PCB. This requires a grid of vias from the top layer down to the ground plane. See Figure 23 for an example.



### <span id="page-13-0"></span>APPLICATIONS INFORMATION **USING THE ADCLK854 OUTPUTS FOR ADC CLOCK APPLICATIONS**

Any high speed, analog-to-digital converter (ADC) is extremely sensitive to the quality of the sampling clock provided by the user. An ADC can be thought of as a sampling mixer, and any noise, distortion, or timing jitter on the clock is combined with the desired signal at the analog-to-digital output. Clock integrity requirements scale with the analog input frequency and resolution, with higher analog input frequency applications at ≥14-bit resolution being the most stringent. The theoretical SNR of an ADC is limited by the ADC resolution and the jitter on the sampling clock. Considering an ideal ADC of infinite resolution where the step size and quantization error can be ignored, the available SNR can be expressed approximately by

$$
SNR = 20 \times \log \left[ \frac{1}{2\pi f_A T_J} \right]
$$

where  $f_A$  is the highest analog frequency being digitized and  $T_I$ is the rms jitter on the sampling clock.

Figure 24 shows the required sampling clock jitter as a function of the analog frequency and effective number of bits (ENOB). For more information, see Application Note AN-756 and Application Note AN-501 at [www.analog.com.](http://www.analog.com) 



Many high performance ADCs feature differential clock inputs to simplify the task of providing the required low jitter clock on a noisy PCB. Distributing a single-ended clock on a noisy PCB can result in coupled noise on the sample clock. Differential distribution has inherent common-mode rejection that can provide superior clock performance in a noisy environment. Consider the input requirements of the ADC (differential or single-ended, logic level, and termination) when selecting the best clocking/converter solution.

#### **LVDS CLOCK DISTRIBUTION**

The ADCLK854 provides clock outputs that are selectable as either CMOS or LVDS level outputs. LVDS is a differential output option that uses a current-mode output stage. The nominal current is 3.5 mA, which yields 350 mV output swing across a 100  $\Omega$  resistor. The LVDS output meets or exceeds all ANSI/TIA/EIA-644 specifications. A recommended termination circuit for the LVDS outputs is shown in Figure 25.

If ac coupling is necessary, place decoupling capacitors either before or after the 100  $\Omega$  termination resistor. See Application Note AN-586 a[t www.analog.com](http://www.analog.com) for more information on LVDS.



#### **CMOS CLOCK DISTRIBUTION**

The output drivers of the ADCLK854 can be configured as CMOS drivers. When selected as a CMOS driver, each output becomes a pair of CMOS outputs. These outputs are 1.8 V CMOS compatible.

When single-ended CMOS clocking is used, some of the following guidelines apply.

Design point-to-point connections such that each driver has only one receiver, if possible. Connecting outputs in this manner allows for simple termination schemes and minimizes ringing due to possible mismatched impedances on the output trace. Series termination at the source is generally required to provide transmission line matching and/or to reduce current transients at the driver.

The value of the resistor (typically 10  $\Omega$  to 100  $\Omega$ ) is dependent on the board design and timing requirements. CMOS outputs are also limited in terms of the capacitive load or trace length that they can drive. Typically, trace lengths less than 3 inches are recommended to preserve signal rise/fall times and signal integrity.



Figure 26. Series Termination of CMOS Output

Termination at the far end of the PCB trace is a second option. The CMOS outputs of the ADCLK854 do not supply enough current to provide a full voltage swing with a low impedance resistive, far end termination, as shown i[n Figure 27.](#page-14-1) The far end termination network should match the PCB trace impedance and provide the desired switching point. The reduced signal swing may

<span id="page-14-1"></span><span id="page-14-0"></span>still meet receiver input requirements in some applications. This can be useful when driving long trace lengths on less critical networks.



Figure 27. CMOS Output with Far End Termination

Because of the limitations of single-ended CMOS clocking, consider using differential outputs when driving high speed signals over long traces. The ADCLK854 offers LVDS outputs that are better suited for driving long traces wherein the inherent noise immunity of differential signaling provides superior performance for clocking converters.

#### **INPUT TERMINATION OPTIONS**

For single-ended operation always bypass unused input to GND, as shown in Figure 31.

Figure 32 illustrates the use of  $V_{REF}$  to provide low impedance termination into  $V_s/2$ . In addition, a way to negate the 30 mV input offset is with external resistor values; for example, using a 1.8 V CMOS with long traces to provide far end termination.



Figure 28. Typical AC-Coupled or DC-Coupled LVDS or HSTL Configuration (See [Table 8 f](#page-11-1)or More Information)



Figure 29. Typical AC-Coupled or DC-Coupled CML Configuration (See [Table 8 f](#page-11-1)or CML Coupling Limitations)



Figure 30. Typical AC-Coupled or DC-Coupled PECL Configuration (See [Table 8](#page-11-1) for LVPECL DC-Coupling Limitations)





Figure 31. Typical 1.8 V CMOS Configurations for Short Trace Lengths (See [Table 8](#page-11-1) for CMOS Compatibility)



Figure 32. Use of  $V_{REF}$  to Provide Low Impedance Termination into  $V_S/2$ 

### <span id="page-15-0"></span>OUTLINE DIMENSIONS



#### **ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07218-0-4/09(0)** 



www.analog.com

Rev. 0 | Page 16 of 16



### Authorized Distribution Brand:



### Website:

Welcome to visit www.ameya360.com

### Contact Us:

### Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

#### Sales:  $\mathbf{w}$

- Direct +86 (21) 6401-6692
- Email amall@ameya360.com
- QQ 800077892
- Skype ameyasales1 ameyasales2

### Customer Service:

Email service@ameya360.com

#### Partnership:  $\mathcal{P}^{\mathcal{C}}$

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com