



SLLS918C -JULY 2008-REVISED JUNE 2013

# 3.3-V AND/OR 5-V HIGH-SPEED DIGITAL ISOLATORS

Check for Samples: ISO721-Q1, ISO722-Q1

#### **FEATURES**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C5
- 4000-V<sub>(peak)</sub> Isolation
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev 2), IEC 61010-1
  - 50-kV/s Transient Immunity (Typ)
- Signaling Rate 0 Mbps to 100 Mbps
  - Low Propagation Delay
  - Low Pulse Skew (Pulse-Width Distortion)

- Low-Power Sleep Mode
- High Electromagnetic Immunity
- Low Input Current Requirement
- Failsafe Output
- Drop-In Replacement for Most Optical and Magnetic Isolators

#### DESCRIPTION


The ISO72x-Q1 is a digital isolator with a logic input and output buffer separated by a silicon oxide (SiO<sub>2</sub>) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, this device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

The capacitive isolation barrier conditions, translates to a balanced signal, then differentiates a binary input signal. Across the isolation barrier, a differential comparator receives the logic-transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse sent across the barrier ensures the proper dc level of the output. On failure to receive this dc refresh pulse for more than 4 µs, the response of the device is as if the input is or not actively driven, and the failsafe circuit drives the output to a logic-high state.





#### **FUNCTION DIAGRAM**





## **DESCRIPTION (CONTINUED)**


The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates<sup>(1)</sup> from 0 Mbps (dc) to 100 Mbps.

The device requires two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply, and all outputs are 4-mA CMOS. The device has a TTL input threshold and a noise filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO722-Q1 device includes an active-low output enable that, when driven to a high logic level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

The ISO72x-Q1 is characterized for operation over the ambient temperature range of -40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that occur per second, expressed in the units bps (bits per second).



#### ORDERING AND PACKAGING INFORMATION

For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

**Table 1. REGULATORY INFORMATION** 

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice: CA-5A	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40016131	File Number: 1698195	File Number: E181974

(1) Production tested  $\geq$  3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.



# **ABSOLUTE MAXIMUM RATINGS**(1)

$V_{CC}$	Supply voltage <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		–0.5 V to 6 V
$V_{I}$	Voltage at IN or OUT terminal		–0.5 V to 6 V
Io	Output current	±15 mA	
TJ	Maximum virtual-junction temperature	170°C	
ECD.		Human-Body Model (3)	±2 kV
ESD	Electrostatic discharge rating	Charged-Device Model (4)	±1 kV

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms values are not listed in this publication.
- (3) JEDEC Standard 22, Test Method A114-C.01
- (4) JEDEC Standard 22, Test Method C101

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(1)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		3	5.5	٧
I <sub>OH</sub>	High-level output current			4	mA
I <sub>OL</sub>	Low-level output current		-4		mA
t <sub>ui</sub>	Input pulse duration	10		ns	
$V_{IH}$	High-level input voltage (IN)	2	$V_{CC}$	V	
$V_{IL}$	Low-level input voltage (IN)		0	8.0	V
$T_A$	Operating free-air temperature		-40	125	ů
$T_{J}$	Operating virtual-junction temperature	See the Thermal Characteristics table		150	°C
Н	External magnetic field intensity per IEC 61000-4-8 and IEC 6		1000	A/m	

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 4.5 V to 5.5 V. For 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 3 V to 3.6 V.

# IEC 60747-5-2 INSULATION CHARACTERISTICS(1)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
V <sub>IORM</sub>	Maximum working insulation voltage		560	V
		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$ , $t = 10 \text{ s}$ , Partial discharge < 5 pC	672	٧
$V_{PR}$	Input-to-output test voltage	Method a, $V_{PR} = V_{IORM} \times 1.6$ , Type and sample test with t = 10 s, 896 Partial discharge < 5 pC		V
		Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
V <sub>IOTM</sub>	Transient overvoltage	t = 60 s	4000	V
R <sub>S</sub>	Insulation resistance	$V_{IO}$ = 500 V at $T_{S}$	>10 <sup>9</sup>	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

Submit Documentation Feedback



# **ELECTRICAL CHARACTERISTICS:** V<sub>CC1</sub> and V<sub>CC2</sub> 5-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	MIN	TYP	MAX	UNIT	
	\/	Quiescent	\/ \/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			0.5	1	A	
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load			2	4	mA	
		ISO722-Q1 Sleep Mode	V – V – or 0 V. No lood	EN at V <sub>CC</sub>			200	μΑ	
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	EN at 0 V or ISO721-Q1		8	12	mA		
		25 Mbps	$V_I = V_{CC}$ or 0 V, No load			10	14	1	
V			I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> – 0.8	4.6		v	
V <sub>OH</sub>	nign-ievei output voita	High-level output voltage			V <sub>CC</sub> – 0.1	5			
.,	l ann lannal annianni malia		I <sub>OL</sub> = 4 mA, See Figure 1			0.2	0.4		
V <sub>OL</sub>	Low-level output voltage	je	I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	V	
V <sub>I(HYS)</sub>	Input voltage hysteres	S				150		mV	
I <sub>IH</sub>	High-level input currer	t	IN at 2 V				10		
I <sub>IL</sub>	Low-level input curren	t	IN at 0.8 V		-10			μΑ	
I <sub>OZ</sub>	High-impedance output current	ISO722-Q1	EN, IN at V <sub>CC</sub>				1	μΑ	
C <sub>I</sub>	Input capacitance to g	round	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi)$	t)		1		pF	
CMTI	Common-mode transie	ent immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5		50		kV/μs	

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 4.5 V to 5.5 V. For 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level output	t	See Figure 1		17	24	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level output	ut	See Figure 1		17	24	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>		See Figure 1		0.5	2	ns
t <sub>sk(pp)</sub>	Part-to-part skew				0	3	ns
t <sub>r</sub>	Output-signal rise time		See Figure 1		1		ns
t <sub>f</sub>	Output-signal fall time		See Figure 1		1		ns
$t_{pHZ}$	Sleep-mode propagation delay, high-level-to-high-impedance output		See Figure 2	6	8	15	ns
$t_{pZH}$	Sleep-mode propagation delay, high-impedance-to-high-level output	ISO722-Q1		3.5	4	8	μs
$t_{pLZ}$	Sleep-mode propagation delay, low-level-to-high-impedance output	150722-Q1	Coo Firmer 2	5.5	8	15	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	4	5	8	μs
t <sub>fs</sub>	Failsafe output delay time from input power	er loss	See Figure 4		3		μs
	Dock to neek eve nettern litter				2		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		ns

<sup>(1)</sup> t<sub>sk(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 5-V, V<sub>CC2</sub> at 3.3-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	25 Mbps ISO722-Q1 Quiescent 25 Mbps		TEST COND	DITIONS	MIN	TYP	MAX	UNIT
-	\/	Quiescent	\/ \/ a=0\/ Na laad			0.5	1	A
I <sub>CC1</sub>	v <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load			2	4	mA
		ISO722-Q1		EN at V <sub>CC</sub>			150	μΑ
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load	EN at 0 V or ISO721-Q1		4	6.5	^
		25 Mbps				5	7.5	mA
.,	Lligh level output voltage		I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> - 0.4	3		V
V <sub>OH</sub>	OH nigri-ievei output voitage		$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1	3.3		V
\/	Landard advantage		I <sub>OL</sub> = 4 mA, See Figure 1			0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage		$I_{OL}$ = 20 $\mu$ A, See Figure 1			0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		IN at 2 V				10	μΑ
I <sub>IL</sub>	Low-level input current		IN at 0.8 V		-10			μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722-Q1	EN, IN at V <sub>CC</sub>				1	μA
Cı	Input capacitance to grou	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6)$	6πt)		1		pF
CMTI	Common-mode transient	immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure	e 5	15	40		kV/µs

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 4.5 V to 5.5 V. For 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: $V_{\text{CC1}}$ at 5-V, $V_{\text{CC2}}$ at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level out	tput	See Figure 1		19	30	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level ou	ıtput	See Figure 1		19	30	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>		See Figure 1		0.5	3	ns
t <sub>sk(pp)</sub>	Part-to-part skew	Part-to-part skew			0	5	ns
t <sub>r</sub>	Output signal rise time		See Figure 1		2		ns
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-impedance output		0	7	13	25	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output	100700 04	See Figure 2	5	6	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output	ISO722-Q1	Con Figure 2	7	13	25	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	5	6	8	μs
t <sub>fs</sub>	Failsafe output delay time from input po	wer loss	See Figure 4		3		μs
	Dock to pook ove nottern litter	<b>5</b>			2		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		ns

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Submit Documentation Feedback



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
		Quiescent	V V 0V N 1 1			0.3	0.5	
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load			1	2	mA
		ISO722-Q1 Sleep Mode	V - V or 0 V No load	EN at V <sub>CC</sub>			200	μA
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	$V_I = V_{CC}$ or 0 V, No load	EN at 0 V or ISO721- Q1		8	12	mA
		25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load			10	14	
\/	High-level output voltage		I <sub>OH</sub> = -4 mA, See Figure 1	I <sub>OH</sub> = -4 mA, See Figure 1		4.6		V
V <sub>OH</sub>			$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1	5		V
.,						0.2	0.4	.,
$V_{OL}$	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		IN at 2 V				10	μA
I <sub>IL</sub>	Low-level input current		IN at 0.8 V	IN at 0.8 V				μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722-Q1	EN, IN at V <sub>CC</sub>				1	μΑ
Cı	Input capacitance to groun	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$	IN at $V_{CC}$ , $V_1 = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient i	mmunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5		15	40		kV/μs

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 4.5 V to 5.5 V. For 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level out	tput	See Figure 1		17	30	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level ou	ıtput	See Figure 1		17	30	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>		See Figure 1		0.5	3	ns
t <sub>sk(pp)</sub>	Part-to-part skew				0	5	ns
t <sub>r</sub>	Output signal rise time		See Figure 1		2		ns
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns
$t_{pHZ}$	Sleep-mode propagation delay, high-level-to-high-impedance output		Con Figure 0	7	9	15	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output	100722 04	See Figure 2	4.5	5	8	μs
$t_{pLZ}$	Sleep-mode propagation delay, low-level-to-high-impedance output	ISO722-Q1	Coo Figure 2	7	9	15	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	4.5	5	8	μs
t <sub>fs</sub>	Failsafe output delay time from input po	ower loss	See Figure 4		3		μs
			100-Mbps NRZ data input, See Figure 6		2		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		ns

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
	\/	Quiescent	\/ \/ -= 0\/ N- II			0.3	0.5	
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load			1	2	mA
		ISO722-Q1 Sleep Mode	V V or 0.V No load	EN at V <sub>CC</sub>			150	μA
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load	EN at 0 V or ISO721- Q1		4	6.5	mA
		25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load			5	7.5	
\/	Lligh lovel overst voltage		I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> - 0.4	3		V
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1	3.3		V
	l ll		I <sub>OL</sub> = 4 mA, See Figure 1			0.2	0.4	
$V_{OL}$	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		IN at 2 V				10	μA
I <sub>IL</sub>	Low-level input current		IN at 0.8 V		-10			μA
I <sub>OZ</sub>	High-impedance output current	ISO722-Q1	EN, IN at V <sub>CC</sub>				1	μΑ
Cı	Input capacitance to ground	ı	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity $V_1 = V_{CC}$ or 0 V, See Figure 5			15	40		kV/μs	

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 4.5 V to 5.5 V. For 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  specification is from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level output		See Figure 1		20	34	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level output		See Figure 1		20	34	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>		See Figure 1		0.5	3	ns
t <sub>sk(pp)</sub>	Part-to-part skew	<u>`</u>			0	5	ns
t <sub>r</sub>	Output signal rise time		See Figure 1		2		ns
t <sub>f</sub>	Output signal fall time		See Figure 1		2		ns
$t_{pHZ}$	Sleep-mode propagation delay, high-level-to-high-impedance output		Coo Firme C	7	13	25	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output	100700 04	See Figure 2	5	6	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output	- ISO722-Q1	Con Firmura 2	7	13	25	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output		See Figure 3	5	6	8	μs
t <sub>fS</sub>	Failsafe output delay time from input power	loss	See Figure 4		3		μs
					2		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		100-Mbps unrestricted bit run length data input, See Figure 6		3		

<sup>(1)</sup> t<sub>sk(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Submit Documentation Feedback



#### PARAMETER MEASUREMENT INFORMATION



- A. A generator having the following characteristics supplies the input pulse: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms




Figure 2. ISO722-Q1 Sleep-Mode High-Level Output Test Circuit and Voltage Waveforms




Figure 3. ISO722-Q1 Sleep-Mode Low-Level Output Test Circuit and Voltage Waveforms

#### NOTE

A: A generator having the following characteristics Supplies the input pulse: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .

B:  $C_L$  = 15 pF ± 20% and includes instrumentation and fixture capacitance.



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 4. Failsafe Delay-Time Test Circuit and Voltage Waveforms




NOTE: Pass or fail criterion is no change in V<sub>O</sub>.

Figure 5. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



# **PARAMETER MEASUREMENT INFORMATION (continued)**



NOTE: Bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



#### **DEVICE INFORMATION**

#### **PACKAGE CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(101)	Minimum air gap (clearance) (1)	Shortest terminal-to-terminal distance through air	4.8			mm
L(102)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	4.3			mm
C <sub>TI</sub>	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			V
	Minimum internal gap (internal clearance)	Distance through insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, $T_A$ < 100°C		>10 <sup>12</sup>		Ω
		Input-to-output, $V_{IO} = 500 \text{ V}$ , $100^{\circ}\text{C} \le T_{A} < T_{A} \text{ max}$ . $>10^{11}$				Ω
C <sub>IO</sub>	Barrier capacitance, input to output	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF
C <sub>I</sub>	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF

<sup>(1)</sup> Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.


Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Use techniques such as inserting grooves and/or ribs on a printed circuit board to help increase these specifications.

#### **IEC 60664-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	IIIa
Installation elegation	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111

## **DEVICE I/O SCHEMATIC**

Figure 7. Equivalent Input and Output Schematic Diagrams



Submit Documentation Feedback



#### **IEC SAFETY LIMITING VALUES**

Safety limiting is designed to prevent potential damage to the isolation barrier on failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply, and without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Is Safety input, output, or supply current	$\theta_{JA} = 263^{\circ}\text{C/W}, \ V_{I} = 5.5 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$		100	mΛ	
	Salety Input, output, or supply current	$\theta_{JA} = 263^{\circ}\text{C/W}, \ V_{I} = 3.6 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$		153	mA
T <sub>S</sub>	Maximum case temperature			150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

Table 2. THERMAL CHARACTERISTICS (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunction to air thormal registance	Low-K <sup>(1)</sup>		263		°C/W
$\theta_{JA}$	Junction-to-air thermal resistance	High-K <sup>(1)</sup>		125		*C/VV
$\theta_{JB}$	Junction-to-board thermal resistance			44		°C/W
$\theta_{\text{JC}}$	Junction-to-case thermal resistance			75		°C/W
$P_D$	Device power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 100-Mbps 50% duty cycle square wave			159	mW

<sup>(1)</sup> Tested in accordance with the low-K or high-K thermal metric definition of EIA/JESD51-3 for leaded surface-mount packages.




Figure 8.  $\theta_{JC}$  Thermal Derating Curve Per IEC 60747-5-2




# Table 3. FUNCTION TABLE<sup>(1)</sup>


V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	OUTPUT (OUT)
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	X	Н


<sup>(1)</sup> PU = powered up ( $V_{CC} \ge 3 \text{ V}$ ), PD = powered down ( $V_{CC} \le 2.5 \text{ V}$ ), X = irrelevant, H = high level, L = low level





#### TYPICAL CHARACTERISTICS
























#### APPLICATION INFORMATION

#### MANUFACTURER CROSS-REFERENCE DATA

The ISO72x-Q1 isolator has the same functional pinout as most other vendors, and it is often a pin-for-pin drop-in replacement. The notable differences in the product are propagation delay, signaling rate, power consumption, and transient protection rating. Use<sup>(1)</sup> as a guide for replacing other isolators with the ISO72x-Q1 single-channel isolators.




Figure 17. Pinout Cross-Reference

**Table 4. Competitive Cross-Reference** 

ISOLATOR	DIN 4	PIN 2	PIN 3	PIN 4	DIN E	DIN 6	PIN 7		PIN 8
ISOLATOR	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	ISO721	ISO722	PINO
ISO721 <sup>(1)</sup> (2)	V <sub>CC1</sub>	IN	V <sub>CC1</sub>	GND1	GND2	OUT	GND2	EN	V <sub>CC2</sub>
ADuM1100 <sup>(1)</sup> (2)	$V_{DD1}$	VI	$V_{DD1}$	GND1	GND2	Vo	GND2		$V_{DD2}$
HCPL-xxxx	$V_{DD1}$	VI	Leave open <sup>(3)</sup>	GND1	GND2	Vo	NC <sup>(4)</sup>		V <sub>DD2</sub>
IL710	$V_{DD1}$	VI	NC <sup>(5)</sup>	GND1	GND2	Vo	V <del>OE</del>		$V_{DD2}$

- (1) An HCPL device pin 7 must be floating (open) or grounded to use an ISO722 device as a drop-in replacement. Placing pin 7 of the ISO722 device in a high logic state disables the output of the device.
- (1) The ISO721 pin 1 and pin 3 connect together internally. One may use either or both as V<sub>CC1</sub>.
- (2) The ISO721 pin 5 and pin 7 connect together internally. One may use either or both as GND2.
- (3) Pin 3 of the HCPL devices must be open. This is not a problem when substituting an ISO721, because the extra V<sub>CC1</sub> on pin 3 may be open-circuit as well.
- (4) An HCPL device pin 7 must be floating (open) or grounded to use an ISO722 device as a drop-in replacement. Placing pin 7 of the ISO722 device in a high logic state disables the output of the device.
- (5) Pin 3 of the IL710 must not tie to ground on the circuit board, because this shorts the ISO721 V<sub>CC1</sub> to ground. The IL710 pin 3 may only tie to V<sub>CC</sub> or be open to drop in an ISO721.





Figure 18. Basic Application Circuit




#### ISOLATION GLOSSARY

**Creepage Distance**—The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest-distance path is around the end of the package body.



**Clearance**—The shortest distance between two conductive input to output leads measured through air (line of sight)



Input-to-Output Barrier Capacitance—The total capacitance between all input terminals connected together, and all output terminals connected together

Input-to-Output Barrier Resistance—The total resistance between all input terminals connected together, and all output terminals connected together

**Primary Circuit**—An internal circuit directly connected to an external supply main or other equivalent source which supplies the primary-circuit electric power

Secondary Circuit—A circuit with no direct connection to primary power, and deriving its power from a separate isolated source

Comparative Tracking Index (CTI)—CTI is an index used for electrical insulating materials and defined as the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, generating an electric spark. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. The name of this process is *tracking*.

www.ti.com

#### Insulation

Operational insulation—Insulation needed for the correct operation of the equipment

Basic insulation—Insulation to provide basic protection against electric shock

Supplementary insulation-—Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation

Double insulation—Insulation comprising both basic and supplementary insulation

Reinforced insulation—A single insulation system that provides a degree of protection against electric shock equivalent to double insulation

### **Pollution Degree**

Pollution Degree 1—No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2-Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3—Conductive pollution occurs or dry nonconductive pollution occurs that becomes conductive due to condensation, which is to be expected.


Pollution Degree 4-Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

#### **Installation Category**

Overvoltage Category—This section addresses insulation coordination by identifying the transient overvoltages that may occur and by assigning four different levels as indicated in IEC 60664.

- I: Signal Level-—Special equipment or parts of equipment
- II: Local Level—Portable equipment, etc.
- III: Distribution Level-—Fixed installation
- IV: Primary Supply Level-—Overhead lines, cable systems

Each successive category should be subject to smaller transients than any higher-numbered category following





# **REVISION HISTORY**

Changes from Revision B (June 2013) to Revision C	Page
Changed temperature grade from 3 to 1	1
Changes from Revision A (September 2011) to Revision B	Page
Added AEC-Q100 qualifications	1
Changed signaling-rate limit to 100 Mbps	1
Deleted Ordering Information table	3
Changed last sentence in the Installation Category section	



# PACKAGE OPTION ADDENDUM

25-Jun-2013

#### PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
ISO721QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	IS721Q	Samples
ISO722QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	IS722Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

25-Jun-2013

#### OTHER QUALIFIED VERSIONS OF ISO721-Q1, ISO722-Q1:

● Catalog: ISO721, ISO722

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jun-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO721QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO722QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 25-Jun-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing Pi		SPQ	Length (mm)	Width (mm)	Height (mm)
ISO721QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0
ISO722QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























# Website:

Welcome to visit www.ameya360.com

# Contact Us:

# > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

# > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

# Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com